专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20190171385A1 MULTI-PARTITIONING OF MEMORIES 审中-公开
公开(公告)号：US20190171385A1
公开(公告)日：2019-06-06
申请号：US16201729
申请日：2018-11-27
申请人： Micron Technology, Inc.
发明人： Danilo Caraccio , Emanuele Confalonieri , Federico Tiziani
IPC分类号： G06F3/06 , G06F12/02 , G06F13/38 , G06F9/50 , G11C14/00
CPC分类号： G06F3/0644 , G06F3/0607 , G06F3/0608 , G06F3/0631 , G06F3/0637 , G06F3/0685 , G06F9/5077 , G06F12/0223 , G06F12/0238 , G06F12/0246 , G06F13/385 , G06F2212/2022 , G06F2212/2024 , G06F2213/3804 , G06F2213/3854 , G11C13/0002 , G11C13/0004 , G11C14/009 , Y02D10/13 , Y02D10/14 , Y02D10/151
摘要： Various embodiments comprise apparatuses and methods including a method of reconfiguring partitions in a memory device as directed by a host. The method includes managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set, and mapping portions of a second memory having the attribute enhanced set through a second interface controller. Additional apparatuses and methods are described.

2. 发明授权

US09854198B2 Memory card device 有权
公开(公告)号：US09854198B2
公开(公告)日：2017-12-26
申请号：US13976890
申请日：2012-01-05
申请人： Hiroshi Oizumi
发明人： Hiroshi Oizumi
IPC分类号： H04N5/76 , H04L29/08 , H04W12/02 , H04L29/06
CPC分类号： H04N5/76 , G06F2213/3804 , G06F2213/3814 , H04L63/0272 , H04L67/141 , H04W12/02
摘要： Provided is a method capable of performing bi-directional communication by only a memory card device and without depending on the environment of the connecting device and the like. This memory card device has a housing in which a wireless communication module and memory module are mounted, and in the this memory module are provided a system area that cannot be access by a digital device in which the memory card device is mounted, and a user area that can be accessed by the digital device; wherein an operation system (OS), a file server program that operates together with the operation system to control data that is stored in the user area, and a communication module that connects the server program to a virtual network by way of a relay server on the Internet, and makes it possible to control the data that is stored in the user area from the Internet side by way of the server program are installed in the system area.

3. 发明授权

US09778875B2 Multi-partitioning of memories 有权
公开(公告)号：US09778875B2
公开(公告)日：2017-10-03
申请号：US14954507
申请日：2015-11-30
申请人： Micron Technology, Inc.
发明人： Danilo Caraccio , Emanuele Confalonieri , Federico Tiziani
IPC分类号： G06F3/06 , G06F12/02 , G06F13/38 , G06F9/50 , G11C14/00 , G11C13/00
CPC分类号： G06F3/0644 , G06F3/0607 , G06F3/0608 , G06F3/0631 , G06F3/0637 , G06F3/0685 , G06F9/5077 , G06F12/0223 , G06F12/0238 , G06F12/0246 , G06F13/385 , G06F2212/2022 , G06F2212/2024 , G06F2213/3804 , G06F2213/3854 , G11C13/0002 , G11C13/0004 , G11C14/009 , Y02D10/13 , Y02D10/14 , Y02D10/151
摘要： Various embodiments comprise devices to manage multiple memory types and reconfigure partitions in a memory device as directed by a host. In one embodiment, the apparatus is to manage commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set, and map portions of a second memory having the attribute enhanced set through a second interface controller. Additional devices are described.

4. 发明授权

US09483429B2 Unified input/output controller for integrated wireless devices 有权
标题翻译：集成无线设备的统一输入/输出控制器
公开(公告)号：US09483429B2
公开(公告)日：2016-11-01
申请号：US12172746
申请日：2008-07-14
申请人： Alon Paycher , Eli Dekel , Avi Baum
发明人： Alon Paycher , Eli Dekel , Avi Baum
IPC分类号： G06F13/12 , G06F13/38 , G06F13/10
CPC分类号： G06F13/385 , G06F13/102 , G06F2213/0038 , G06F2213/3804 , G06F2213/3814 , Y02D10/14 , Y02D10/151
摘要： A novel and useful apparatus for and method of a unified IO controller well suited for use in integrated wireless devices incorporating multiple functions. The unified IO controller is operative to provide a single host interface PHY/MAC that is shared among all functions on the controller. The invention provides an IO protocol handler comprising common and unified logic that provides IO access to any function on the device. The common and unified IO PHY interface logic is shared between multiple functions within the same device (e.g., WLAN, GPS, Bluetooth, etc.). This implementation provides optimized hardware partitioning in which common SDIO logic serves multiple functions thereby eliminating the need to provide a protocol handler for each function, reducing pin count, power consumption and die size, since the SDIO protocol handling is implemented in a shared module.
摘要翻译：一种新颖有用的统一IO控制器的方法和方法，非常适合于集成多功能的集成无线设备。统一的IO控制器可操作以提供在控制器上的所有功能之间共享的单个主机接口PHY / MAC。本发明提供一种IO协议处理器，其包括提供IO访问设备上的任何功能的公共和统一的逻辑。通用和统一的IO PHY接口逻辑在同一设备（例如WLAN，GPS，蓝牙等）内的多个功能之间共享。该实现提供了优化的硬件分区，其中通用SDIO逻辑服务于多个功能，从而由于SDIO协议处理在共享模块中实现，因此无需为每个功能提供协议处理程序，从而减少引脚数，功耗和管芯大小。

5. 发明申请

US20150317272A1 STORAGE DEVICE EMPLOYING PCI-EXPRESS CONNECTION SOLID-STATE DRIVE 有权
标题翻译：使用PCI-EXPRESS连接固态驱动器的存储设备
公开(公告)号：US20150317272A1
公开(公告)日：2015-11-05
申请号：US14650996
申请日：2013-01-23
申请人： HITACHI, LTD
发明人： Katsuya TANAKA , Masanori TAKADA , Naoya OKADA
IPC分类号： G06F13/40 , G06F13/42
CPC分类号： G06F13/4081 , G06F13/385 , G06F13/4022 , G06F13/4221 , G06F2213/0026 , G06F2213/3802 , G06F2213/3804
摘要： In a storage subsystem adopting HDD and PCIe-SSD as storage media, as a method for preventing the complication of having to select a removal method while considering the drive type inserted to the drive slot since the method for removing the HDD differs from the method for removing the PCIe-SSD according to the prior art, the present invention provides an LED for displaying whether it is possible to remove the HDD or the PCIe-SSD inserted to the slot of a drive enclosure, wherein when an HDD is inserted in the drive slot, the LED displays that removal of the HDD is enabled when power supply to the HDD is stopped, and when PCIe-SSD is inserted to the drive slot, the LED displays that removal of the SSD is enabled when Downstream Port Containment (DPC) is triggered in the downstream port of the PCIe switch to which the SSD is connected.
摘要翻译：在采用HDD和PCIe-SSD作为存储介质的存储子系统中，作为防止在考虑插入到驱动器槽的驱动类型的同时选择拆卸方法的复杂性的方法，因为用于移除HDD的方法与用于根据现有技术移除PCIe-SSD，本发明提供了一种LED，用于显示是否可以移除插入到驱动器机箱的槽中的HDD或PCIe-SSD，其中当将HDD插入驱动器中时插槽时，LED显示屏停止HDD供电，并且当PCIe-SSD插入驱动器插槽时，LED显示，当下游端口遏制（DPC）在与SSD连接的PCIe交换机的下游端口中触发。

6. 发明申请

US20150052378A1 CONNECTING INTERFACE UNIT AND MEMORY STORAGE DEVICE 有权
标题翻译：连接接口单元和存储器设备
公开(公告)号：US20150052378A1
公开(公告)日：2015-02-19
申请号：US14061719
申请日：2013-10-23
申请人： PHISON ELECTRONICS CORP.
发明人： Wei-Yung Chen
IPC分类号： G06F1/06 , G06F12/02 , G05D23/19
CPC分类号： G06F12/0246 , G06F1/06 , G06F13/4072 , G06F2213/3804 , H03L1/022 , H03L1/026 , H03L7/087 , H03L7/22 , H04L7/0004 , H04L7/0331
摘要： A connecting interface unit and a memory storage device without a crystal oscillator are provided and include a frequency detector, a phase detector, an oscillator, a sampling circuit and a transmitter circuit. The frequency detector and the phase detector respectively detect frequency difference and phase difference between an input signal from a host system and a reference signal to generate a frequency signal and a phase signal. The frequency signal and the phase signal that have passed through a filter are transmitted to the oscillator to generate the reference signal for generating a clock signal. The sampling circuit generates an input data signal according to the reference signal. The transmitter circuit modulates an output data signal according to the clock signal to generate and transmit an output signal to the host system. Accordingly, the connecting interface unit conforms to the specification of a transmission stand.
摘要翻译：提供了连接接口单元和没有晶体振荡器的存储器，并且包括频率检测器，相位检测器，振荡器，采样电路和发射器电路。频率检测器和相位检测器分别检测来自主机系统的输入信号与参考信号之间的频差和相位差，以产生频率信号和相位信号。已经通过滤波器的频率信号和相位信号被发送到振荡器以产生用于产生时钟信号的参考信号。采样电路根据参考信号产生输入数据信号。发射机电路根据时钟信号对输出数据信号进行调制，以产生并向主机系统发送输出信号。因此，连接接口单元符合变速器架的规格。

7. 发明授权

US08683124B2 Device, control method thereof, and program 失效
标题翻译：装置，其控制方法和程序
公开(公告)号：US08683124B2
公开(公告)日：2014-03-25
申请号：US12954144
申请日：2010-11-24
申请人： Toshihisa Okutsu
发明人： Toshihisa Okutsu
IPC分类号： G06F12/00
CPC分类号： G06F13/102 , G06F2213/3804
摘要： An unmount state storing unit configured to store a state of unmount processing to end access processing to a memory card attached to a device from a host computer is provided. During a period from immediately after a host computer executes the unmount processing until detaching of the memory card is detected, a value of the host computer unmount state storing unit is stored as “true”. During the period in which this value is “true”, a host computer mount request from another host computer is denied. Consequently, after the access processing to the memory card attached to a device by the host computer has ended, contents of the memory card cannot be read from the other host computer while the memory card is still attached.
摘要翻译：提供了一种卸载状态存储单元，被配置为存储从主机计算机向附接到设备的存储卡结束访问处理的卸载处理的状态。在从主计算机执行卸载处理直到检测到存储卡的拆卸之后的期间，主计算机卸载状态存储单元的值被存储为“真”。在该值为“true”的期间内，来自另一台主机的主机安装请求被拒绝。因此，在主计算机附接到设备的存储卡的访问处理结束之后，当存储卡仍然被安装时，不能从其他主机读取存储卡的内容。

8. 发明授权

US08526363B2 Method and system for transferring data between wireless devices 有权
标题翻译：用于在无线设备之间传输数据的方法和系统
公开(公告)号：US08526363B2
公开(公告)日：2013-09-03
申请号：US12687064
申请日：2010-01-13
申请人： Andrew Estrada
发明人： Andrew Estrada
IPC分类号： H04W4/00
CPC分类号： H04L29/06068 , G06F9/545 , G06F13/102 , G06F13/28 , G06F13/385 , G06F2213/3804 , G06F2213/3814 , H04L69/08 , Y02D10/14 , Y02D10/151
摘要： A device for transferring data. The device includes a processor operable to process a header portion of data without processing a payload. Processing the header portion generates a processed header. The processor may signal a direct memory access (DMA) unit to access the payload of the data. As a result, the DMA accesses and passes the payload to a wireless interface for transmission to a destination electronic device based on the processed header. The processor used to process the header portion may be a processor of an electronic device, e.g., a cellular phone, a PDA, etc. Alternatively, the processor may be a processor of a removable memory component. In one embodiment, the processor may be a processor of a module adapted to receive a removable memory and further adapted to couple to an electronic device, e.g., a cellular phone, a PDA, etc., where the removable memory includes its own processor.
摘要翻译：用于传输数据的设备。该设备包括可操作以处理数据的报头部分而不处理有效载荷的处理器。处理报头部分生成处理的报头。处理器可以通知直接存储器访问（DMA）单元来访问数据的有效载荷。结果，DMA访问并将有效载荷传递到无线接口，以便基于处理的报头传送到目的地电子设备。用于处理报头部分的处理器可以是诸如蜂窝电话，PDA等的电子设备的处理器。或者，处理器可以是可移动存储器组件的处理器。在一个实施例中，处理器可以是适于接收可移动存储器的模块的处理器，并且还适于耦合到电子设备，例如蜂窝电话，PDA等，其中可移动存储器包括其自己的处理器。

9. 发明申请

US20130054862A1 STORAGE DEVICE HAVING COMMUNICATION FUNCTION AND EXPANDABLE MEMORY CAPACITY 审中-公开
标题翻译：具有通信功能和可扩展内存容量的存储设备
公开(公告)号：US20130054862A1
公开(公告)日：2013-02-28
申请号：US13238786
申请日：2011-09-21
申请人： Chia-Hsin Tsai
发明人： Chia-Hsin Tsai
IPC分类号： G06F13/00
CPC分类号： G06F13/409 , G06F2213/3804 , H05K5/0282
摘要： The present invention relates to a storage device having communication function and expandable memory capacity, which comprises: a top housing having a first open slot at one side; a bottom housing engaged with the top housing for forming an accommodating space; a printed circuit board; a terminal seat; a memory array; a memory controller; a processer; and a wireless communication module. When the storage device is inserted in a portable electronic device, data in the memory array can be transmitted to a remote mainframe through the wireless communication module. Moreover, the storage device has a slot allowing a removable memory card to be inserted for expanding the memory capacity of the storage device.
摘要翻译：本发明涉及具有通信功能和可扩展存储容量的存储设备，其包括：顶部壳体，其在一侧具有第一开口槽; 与所述顶部壳体接合以形成容纳空间的底部壳体; 印刷电路板; 终端座位一个存储器阵列内存控制器处理者和无线通信模块。当存储设备插入便携式电子设备中时，存储器阵列中的数据可以通过无线通信模块发送到远程主机。此外，存储设备具有允许插入可移动存储卡以扩展存储设备的存储器容量的插槽。

10. 发明申请

US20120278508A1 METHOD FOR ACCESSING MULTIPLE CARD SLOTS AND APPARATUS FOR THE SAME 有权
标题翻译：用于访问多个卡片的方法及其设备
公开(公告)号：US20120278508A1
公开(公告)日：2012-11-01
申请号：US13125156
申请日：2010-10-25
申请人： Zhou Lu , Huazhang Yu
发明人： Zhou Lu , Huazhang Yu
IPC分类号： G06F3/00
CPC分类号： G06F13/385 , G06F13/4022 , G06F2213/3804
摘要： The present invention discloses a method for accessing multiple card slots and an apparatus for the same, which relate to data communication field. The method comprises establishing a connection from a CCID to a host, declaring at least a pair of IN/OUT endpoints used for implementing a response pipe and a command pipe as BULK-IN and BULK-OUT endpoints, declaring at least one IN endpoint used for implementing an event notification pipe as an interrupt endpoint, and declaring, by the CCID, the CCID itself as a device compliant with a CCID standard and the number of card slots supported by the CCID to the host; accessing the CCID by the host; receiving, by the CCID, a BULK-OUT packet and determining, by the CCID, a type of a CCID command issued by the host according to the BULK-OUT packet; in case the CCID command is a channel extension command, determining if it is a channel switch command; and if so, parsing the channel switch command and activating a card slot the host tries to access.
摘要翻译：本发明公开了一种访问多个卡槽的方法及其与数据通信领域相关的装置。该方法包括建立从CCID到主机的连接，将用于实现响应管道和命令管道的至少一对IN / OUT端点声明为BULK-IN和BULK-OUT端点，宣布使用至少一个IN端点用于实现事件通知管道作为中断端点，并且通过CCID将CCID本身声明为符合CCID标准的设备以及CCID支持的主机数量; 由主机访问CCID; 通过CCID接收BULK-OUT分组，并通过CCID确定主机根据BULK-OUT分组发出的CCID命令的类型; 在CCID命令是信道扩展命令的情况下，确定它是否是信道切换命令; 如果是，解析通道切换命令并激活主机尝试访问的卡插槽。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式