专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20180262185A1 CIRCUIT AND METHOD TO GENERATE FREQUENCY PROPORTIONAL CURRENT 审中-公开
公开(公告)号：US20180262185A1
公开(公告)日：2018-09-13
申请号：US15975858
申请日：2018-05-10
申请人： Texas Instruments Incorporated
发明人： Michael Couleur , Neil Gibson , Antonio Priego
IPC分类号： H03K7/06 , H03L7/081 , H02M3/07 , H03K4/52
CPC分类号： H03K7/06 , H02M3/07 , H02M3/156 , H02M2001/0006 , H02M2001/0035 , H02M2001/0048 , H03K3/033 , H03K4/52 , H03L5/02 , H03L7/0812 , H03L7/089 , Y02B70/1491 , Y02B70/16
摘要： Disclosed examples include self-biased DLL circuits to generate a bias current signal proportional to a repetition frequency of a first signal representing continuous switching or discontinued switching operation of the DC-DC converter. The DLL circuit includes a monostable multivibrator to provide a pulse output signal in response to an edge of the first signal with a pulse duration set by a control current signal, a phase detector to provide output signals according to a phase difference between an edge of the pulse output signal and the first signal, and an output circuit to provide an output signal according to the phase detector output signals and according to an offset signal, to provide the bias current signal according to the output signal, and to provide the control current signal according to the output signal.

2. 发明申请

US20170366189A1 SYSTEM AND METHOD OF AUTOMATIC POWER CONTROL SYSTEM AND BIAS CURRENT CONTROL CIRCUIT 审中-公开
公开(公告)号：US20170366189A1
公开(公告)日：2017-12-21
申请号：US15338671
申请日：2016-10-31
申请人： VIA Alliance Semiconductor Co., Ltd.
发明人： Yongqi ZHOU
IPC分类号： H03L5/02 , H03B5/32 , G05F1/56
CPC分类号： H03L5/02 , G05F1/56 , H03B5/1215 , H03B5/32 , H03B5/364 , H03B2200/0062 , H03L5/00
摘要： A bias-current-control circuit is provided. The bias-current-control circuit includes a transconductance circuit, a constant-current source, and a current-mirror circuit. The transconductance circuit is connected to a node and detects a voltage signal to generate a first current. The constant-current source is connected to the node and generates a tail current. The current-mirror circuit includes a reference current terminal and a bias current terminal, and the reference current terminal is coupled to the node. A second current which flows through the reference current terminal is determined by a current difference between the tail current and the first current. A bias current which flows through the bias current terminal is generated based on the second current. Furthermore, the second current and the bias current are in a predetermined ratio.

3. 发明授权

US09716504B2 Power supply system and method for controlling power supply system 有权
公开(公告)号：US09716504B2
公开(公告)日：2017-07-25
申请号：US14421234
申请日：2013-07-05
申请人： NISSAN MOTOR CO., LTD.
发明人： Takeshi Fujita
IPC分类号： H01J1/12 , H03L5/02 , H01M8/04828 , H01M16/00 , H01M8/04537 , H02J7/34 , H01M10/44 , H01M10/48 , G05B15/02 , H02J1/10 , H01M10/42 , H02J1/00
CPC分类号： H03L5/02 , G05B15/02 , H01M8/04604 , H01M8/04619 , H01M8/04656 , H01M8/0494 , H01M10/44 , H01M10/48 , H01M16/006 , H01M2010/4271 , H02J1/102 , H02J7/34 , H02J2001/004
摘要： A power control device 9 of the present invention includes: a power-supply target value obtaining unit 21 configured to obtain electric power being currently consumed by a load as a power-supply target value; a generated-power detection unit 22 configured to detect a generated-power value generated by a fuel cell 2 with respect to the power-supply target value; a power compensation amount calculation unit 23 configured to calculate a deviation of the generated-power value from the power-supply target value and determine an amount of power compensation to be supplied to the load from a storage cell 6; and an output power control unit 24 configured to determine current transient response characteristics of the storage cell 6, and perform control so that output power from the storage cell 6 becomes equal to the amount of power compensation based on the current transient response characteristics.

4. 发明申请

US20170099056A1 DEMAND REDUCTION RISK MODELING AND PRICING SYSTEMS AND METHODS FOR INTERMITTENT ENERGY GENERATORS 审中-公开
公开(公告)号：US20170099056A1
公开(公告)日：2017-04-06
申请号：US14874274
申请日：2015-10-02
申请人： Green Charge Networks LLC
发明人： Daniel C. Vickery , Victor Shao , Joshua Kaipo Lucas , Ho Shing Abraham Poon
IPC分类号： H03L5/02 , G06N7/00 , G05B13/02
CPC分类号： H03L5/02 , G05B13/0255 , G06N7/005 , G06Q10/0635
摘要： Methods and systems for generating a probability assessment for peak demand reduction for utility customers using a conditional-output energy generator are described. One method includes providing a customer data set and one or more historical generator production data sets for one or more intermittent generators that meteorologically correspond with the customer data set. Time intervals are defined in the data sets and a production distribution curve is generated for each time interval. A simulation is performed using the historical customer consumption data and the production distribution curves to obtain a net demand distribution curve for each time interval. These methods and systems may provide probability-based economic evaluation of consumption management systems.

5. 发明申请

US20170054356A1 INTELLIGENT VOLTAGE REGULATOR 审中-公开
标题翻译：智能电压调节器
公开(公告)号：US20170054356A1
公开(公告)日：2017-02-23
申请号：US15250535
申请日：2016-08-29
申请人： TAMIRAS PER PTE. LTD., LLC
发明人： David G. Wright
IPC分类号： H02M1/08 , H03K17/22
CPC分类号： G06F13/24 , G05F1/46 , G06F1/24 , H01L2924/0002 , H02M1/08 , H03K17/22 , H03L5/02 , Y02D10/14 , H01L2924/00
摘要： A voltage regulator includes a programming interface via which programming instructions may be applied to a processor of the voltage regulator. The voltage regulator operates the processor according to the programming instructions to select one of multiple active internally-generated analog voltage levels to determine an output voltage level of the voltage regulator.
摘要翻译：电压调节器包括编程接口，编程指令可通过编程接口施加到电压调节器的处理器。电压调节器根据编程指令操作处理器，以选择多个有效的内部产生的模拟电压电平之一，以确定电压调节器的输出电压电平。

6. 发明授权

US09543919B2 Dual mode power amplifier control interface with a multi-mode general purpose input/output interface 有权
标题翻译：双模功率放大器控制接口，具有多模通用输入/输出接口
公开(公告)号：US09543919B2
公开(公告)日：2017-01-10
申请号：US14937419
申请日：2015-11-10
申请人： SKYWORKS SOLUTIONS, INC.
发明人： David Steven Ripley
IPC分类号： H03K19/00 , H03G3/30 , H03L5/00 , H03K3/356 , H03L5/02 , H03F3/189 , H03F3/24 , H04B1/40 , H03F1/02 , H03F3/193 , H03F3/21 , H03F3/19
CPC分类号： H03K19/018521 , H03F1/0205 , H03F1/0222 , H03F3/189 , H03F3/19 , H03F3/193 , H03F3/195 , H03F3/211 , H03F3/213 , H03F3/24 , H03F2200/451 , H03F2203/21106 , H03G3/3036 , H03K3/356069 , H03K17/22 , H03L5/00 , H03L5/02 , H04B1/40 , H04B2001/0408
摘要： In accordance with some embodiments, the present disclosure relates to a dual mode control interface that can be used to provide both a radio frequency front end (RFFE) serial interface and a two-mode general purpose input/output (GPIO) interface within a single digital control interface die. In certain embodiments, the dual mode control interface, or digital control interface, can communicate with a power amplifier. Further, the dual mode control interface can be used to set the mode of the power amplifier.
摘要翻译：根据一些实施例，本公开涉及一种双模式控制接口，其可以用于在一个单一的方式中提供射频前端（RFFE）串行接口和双模式通用输入/输出（GPIO）接口数字控制接口模具。在某些实施例中，双模式控制接口或数字控制接口可与功率放大器通信。此外，双模式控制接口可用于设置功率放大器的模式。

7. 发明授权

US09473150B2 Peak detectors for amplitude control of oscillators 有权
标题翻译：用于振荡器幅度控制的峰值检测器
公开(公告)号：US09473150B2
公开(公告)日：2016-10-18
申请号：US14087993
申请日：2013-11-22
申请人： Silicon Laboratories Inc.
发明人： Aaron J. Caffee
IPC分类号： H03L5/00 , H03L5/02
CPC分类号： H03L5/00 , H03L5/02
摘要： Various techniques for automatic amplitude control of an oscillator are described. An apparatus includes an oscillator circuit configured to generate an oscillating signal. The apparatus includes a feedback circuit configured to control a bias signal of the oscillator circuit to maintain a target peak amplitude of the oscillating signal based on a current-mode indicator of a peak amplitude of the oscillating signal and a reference current. The feedback loop includes a rectifier circuit configured to generate the current-mode indicator and a summing node configured to provide a bias control signal based on a difference between the current-mode indicator and the reference current. The feedback circuit may include a capacitor coupled to the summing node and configured to accumulate charge according to the difference. A magnitude of the current-mode indicator may be at least two orders of magnitude less than a magnitude of the current through an output node of the oscillator circuit.
摘要翻译：描述了用于振荡器的自动幅度控制的各种技术。一种装置包括被配置为产生振荡信号的振荡器电路。该装置包括反馈电路，其被配置为基于振荡信号的峰值幅度和参考电流的电流模式指示来控制振荡器电路的偏置信号，以维持振荡信号的目标峰值振幅。反馈回路包括被配置为产生电流模式指示器的整流电路和被配置为基于电流模式指示器和参考电流之间的差提供偏置控制信号的求和节点。反馈电路可以包括耦合到求和节点的电容器，并且被配置成根据该差异累加电荷。电流模式指示器的幅度可以比通过振荡器电路的输出节点的电流的幅度小至少两个数量级。

8. 发明申请

US20160134251A1 DUAL MODE POWER AMPLIFIER CONTROL INTERFACE WITH A MULTI-MODE GENERAL PURPOSE INPUT/OUTPUT INTERFACE 审中-公开
标题翻译：具有多模式通用输入/输出接口的双模功率放大器控制界面
公开(公告)号：US20160134251A1
公开(公告)日：2016-05-12
申请号：US14937419
申请日：2015-11-10
申请人： SKYWORKS SOLUTIONS, INC.
发明人： David Steven Ripley
IPC分类号： H03G3/30 , H03F3/193 , H03F3/21 , H03F1/02
CPC分类号： H03K19/018521 , H03F1/0205 , H03F1/0222 , H03F3/189 , H03F3/19 , H03F3/193 , H03F3/195 , H03F3/211 , H03F3/213 , H03F3/24 , H03F2200/451 , H03F2203/21106 , H03G3/3036 , H03K3/356069 , H03K17/22 , H03L5/00 , H03L5/02 , H04B1/40 , H04B2001/0408
摘要： In accordance with some embodiments, the present disclosure relates to a dual mode control interface that can be used to provide both a radio frequency front end (RFFE) serial interface and a two-mode general purpose input/output (GPIO) interface within a single digital control interface die. In certain embodiments, the dual mode control interface, or digital control interface, can communicate with a power amplifier. Further, the dual mode control interface can be used to set the mode of the power amplifier.
摘要翻译：根据一些实施例，本公开涉及一种双模式控制接口，其可以用于在一个单一的方式中提供射频前端（RFFE）串行接口和双模式通用输入/输出（GPIO）接口数字控制接口模具。在某些实施例中，双模式控制接口或数字控制接口可与功率放大器通信。此外，双模式控制接口可用于设置功率放大器的模式。

9. 发明授权

US09210571B1 Secure wireless communication 有权
标题翻译：安全的无线通信
公开(公告)号：US09210571B1
公开(公告)日：2015-12-08
申请号：US14311889
申请日：2014-06-23
申请人： Cypress Semiconductor Corporation
发明人： David G. Wright
IPC分类号： H04L29/06 , H04W12/04 , H04L9/14
CPC分类号： G06F13/24 , G05F1/46 , G06F1/24 , H01L2924/0002 , H02M1/08 , H03K17/22 , H03L5/02 , Y02D10/14 , H01L2924/00
摘要： A method in accordance with one embodiment of the invention may include receiving a first encryption key. A second encryption key may be generated, and a first data packet containing the second encryption key may be generated and at least part of the first data packet encrypted using the first encryption key. A second data packet may be generated and at least part of the second data packet encrypted using the second encryption key.
摘要翻译：根据本发明的一个实施例的方法可以包括接收第一加密密钥。可以生成第二加密密钥，并且可以生成包含第二加密密钥的第一数据分组，并且使用第一加密密钥加密第一数据分组的至少一部分。可以生成第二数据分组，并且使用第二加密密钥加密第二数据分组的至少一部分。

10. 发明授权

US09104418B2 Low power timing, configuring, and scheduling 有权
公开(公告)号：US09104418B2
公开(公告)日：2015-08-11
申请号：US14526271
申请日：2014-10-28
申请人： DUST NETWORKS, INC.
发明人： Brett Warneke , Maxim Moiseev
IPC分类号： G06F1/32 , H04W52/02 , G06F9/44 , H03L7/18 , G06F9/445
CPC分类号： G06F1/3243 , G06F1/12 , G06F1/14 , G06F1/3234 , G06F1/3237 , G06F1/3287 , G06F1/3293 , G06F9/44505 , H03L5/02 , H03L7/18 , H04B1/0003 , H04W52/0203 , H04W52/0209 , Y02D10/171 , Y02D70/00 , Y02D70/122 , Y02D70/144 , Y02D70/22
摘要： A device reduces its energy consumption using a relatively lower frequency and lower power secondary oscillator to maintain timing information when a higher frequency and higher power primary oscillator is inactivated. The secondary oscillator maintains timing information at a higher resolution than the period of the oscillator, so as to conserve synchronization when the higher frequency, higher power primary oscillator is inactivated. In some embodiments, a microsequencer is programmably configured to control an integrated radio receiver and transmitter using less power than an associated microprocessor would use to perform the same functions. In other embodiments, flexible event timing facilitates the merging of wake-up events to reduce the energy consumed by wake-up operations in the device.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式