专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US06888373B2 Fracturable incomplete look up table for area efficient logic elements 有权
标题翻译：用于区域高效逻辑元素的难以置信的不完整查询表
公开(公告)号：US06888373B2
公开(公告)日：2005-05-03
申请号：US10365647
申请日：2003-02-11
申请人： Sinan Kaptanoglu , David Lewis , Bruce Pedersen
发明人： Sinan Kaptanoglu , David Lewis , Bruce Pedersen
IPC分类号： H03K19/173 , H03K19/177
CPC分类号： H03K19/17748 , H03K19/17728
摘要： Disclosed is a configurable logic circuit that includes at least 6 inputs and at least two outputs. The configurable logic element can carry out only a subset of all 6-input logic functions and, thus, requires a substantially smaller silicon area than a 6-LUT that can perform all 6-input logic functions. Also, the configurable logic circuit can be configured such that a first subset of the inputs drive one of the outputs and a second subset of the inputs drive another output.
摘要翻译：公开了一种可配置逻辑电路，其包括至少6个输入和至少两个输出。可配置逻辑元件只能执行所有6输入逻辑功能的一个子集，因此需要比可执行所有6输入逻辑功能的6-LUT更小的硅面积。而且，可配置逻辑电路可被配置为使得输入的第一子集驱动输出之一，并且输入的第二子集驱动另一输出。

42. 发明授权

US07977970B2 Enhanced field programmable gate array 有权
标题翻译：增强型现场可编程门阵列
公开(公告)号：US07977970B2
公开(公告)日：2011-07-12
申请号：US12794279
申请日：2010-06-04
申请人： Samuel W. Beal , Sinan Kaptanoglu , Jung-Cheun Lien , William Shu , King W. Chan , William C. Plants
发明人： Samuel W. Beal , Sinan Kaptanoglu , Jung-Cheun Lien , William Shu , King W. Chan , William C. Plants
IPC分类号： H03K19/177
CPC分类号： H03K19/17768 , H03K19/1736 , H03K19/17704 , H03K19/17732 , H03K19/17736 , H03K19/17744 , H03K19/17796
摘要： An enhanced performance field programmable gate array integrated circuit comprises a field programmable gate array and other functional circuitry such as a mask-programmable gate array in the same integrated circuit. A circuit interface provides communication between the field programmable gate array, the mask-programmable gate array and the integrated circuit I/O.
摘要翻译：增强的性能现场可编程门阵列集成电路包括现场可编程门阵列和其它功能电路，例如同一集成电路中的掩模可编程门阵列。电路接口提供现场可编程门阵列，掩模可编程门阵列和集成电路I / O之间的通信。

43. 发明申请

US20100156460A1 (N+1) INPUT FLIP-FLOP PACKING WITH LOGIC IN FPGA ARCHITECTURES 有权
标题翻译：（N + 1）在FPGA架构中使用逻辑输入FLOP-FLOP包装
公开(公告)号：US20100156460A1
公开(公告)日：2010-06-24
申请号：US12717315
申请日：2010-03-04
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： H03K19/177
CPC分类号： H03K19/1737 , H03K19/17728
摘要： A logic module and flip-flop includes input multiplexers having data inputs coupled to routing resources. A clock multiplexer has inputs coupled to clock resources, and an output. An input-select multiplexer has a first input coupled to the output of an input multiplexer. A flip-flop has a clock input coupled to the output of the clock multiplexer, and a data output coupled to an input of the input-select multiplexer. A logic module has data inputs coupled to the output of the input select multiplexers. A flip-flop multiplexer is coupled to the data input of the flip-flop, and has inputs input coupled to the output of the first input multiplexer, the data output of the logic module, and a third input coupled to routing resources.
摘要翻译：逻辑模块和触发器包括具有耦合到路由资源的数据输入的输入多路复用器。时钟复用器具有耦合到时钟资源的输入和输出。输入选择多路复用器具有耦合到输入多路复用器的输出的第一输入。触发器具有耦合到时钟复用器的输出的时钟输入和耦合到输入选择多路复用器的输入的数据输出。逻辑模块具有耦合到输入选择多路复用器的输出的数据输入。触发器多路复用器耦合到触发器的数据输入，并具有耦合到第一输入多路复用器的输出，逻辑模块的数据输出和耦合到路由资源的第三输入的输入输入。

44. 发明授权

US07701250B1 (N+1) input flip-flop packing with logic in FPGA architectures 有权
标题翻译：（N + 1）输入触发器封装，具有FPGA架构中的逻辑
公开(公告)号：US07701250B1
公开(公告)日：2010-04-20
申请号：US12360971
申请日：2009-01-28
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： G06F7/38 , H03K19/177
CPC分类号： H03K19/1737 , H03K19/17728
摘要： A logic module and flip-flop includes input multiplexers having data inputs coupled to routing resources. A clock multiplexer has inputs coupled to clock resources, and an output. An input-select multiplexer has a first input coupled to the output of an input multiplexer. A flip-flop has a clock input coupled to the output of the clock multiplexer, and a data output coupled to an input of the input-select multiplexer. A logic module has data inputs coupled to the output of the input select multiplexers. A flip-flop multiplexer is coupled to the data input of the flip-flop, and has inputs input coupled to the output of the first input multiplexer, the data output of the logic module, and a third input coupled to routing resources.
摘要翻译：逻辑模块和触发器包括具有耦合到路由资源的数据输入的输入多路复用器。时钟复用器具有耦合到时钟资源的输入和输出。输入选择多路复用器具有耦合到输入多路复用器的输出的第一输入。触发器具有耦合到时钟复用器的输出的时钟输入和耦合到输入选择多路复用器的输入的数据输出。逻辑模块具有耦合到输入选择多路复用器的输出的数据输入。触发器多路复用器耦合到触发器的数据输入，并具有耦合到第一输入多路复用器的输出，逻辑模块的数据输出和耦合到路由资源的第三输入的输入输入。

45. 发明授权

US07545169B1 FPGA architecture having two-level cluster input interconnect scheme without bandwidth limitation 有权
标题翻译：具有两级集群输入互连方案的FPGA架构，无带宽限制
公开(公告)号：US07545169B1
公开(公告)日：2009-06-09
申请号：US12173225
申请日：2008-07-15
申请人： Wenyi Feng , Sinan Kaptanoglu
发明人： Wenyi Feng , Sinan Kaptanoglu
IPC分类号： H01L25/00 , H03K19/177
CPC分类号： H03K19/17736
摘要： An interconnect architecture for a programmable logic device comprises a plurality of interconnect routing lines. The data inputs of a plurality of first-level multiplexers are connected to the plurality of interconnect routing lines such that each interconnect routing line is connected to only one multiplexer. A plurality of second-level multiplexers are organized into multiplexer groups. Each of a plurality of lookup tables is associated with one of the multiplexer groups and has a plurality of lookup table inputs. Each lookup table input is coupled to the output of a different one of the second-level multiplexers in the one of the multiplexer groups with which it is associated. The data inputs of the second-level multiplexers are connected to the outputs of the first-level multiplexers such that each output of each first-level multiplexer is connected to an input of only one second-level multiplexer in each multiplexer group.
摘要翻译：用于可编程逻辑器件的互连架构包括多个互连路由线。多个第一级复用器的数据输入连接到多个互连路由线，使得每个互连路由线仅连接到一个多路复用器。多个第二级多路复用器被组织成多路复用器组。多个查找表中的每一个与多路复用器组中的一个相关联并且具有多个查找表输入。每个查找表输入耦合到与其相关联的多路复合器组中的一个中的不同的一个二级多路复用器的输出。第二级复用器的数据输入连接到第一级复用器的输出，使得每个第一级多路复用器的每个输出连接到每个多路复用器组中仅一个第二级多路复用器的输入。

46. 发明申请

US20080204074A1 DEDICATED INTERFACE ARCHITECTURE FOR A HYBRID INTEGRATED CIRCUIT 有权
标题翻译：用于混合集成电路的专用接口架构
公开(公告)号：US20080204074A1
公开(公告)日：2008-08-28
申请号：US12114143
申请日：2008-05-02
申请人： King W. Chan , William C.T. Shu , Sinan Kaptanoglu , Chi Fung Cheng
发明人： King W. Chan , William C.T. Shu , Sinan Kaptanoglu , Chi Fung Cheng
IPC分类号： H03K19/177
CPC分类号： H03K19/177 , G06F15/7867
摘要： An interface design for a hybrid IC that utilizes dedicated interface tracks to allow signals to interface distributively with the logic blocks of the FPGA portion providing for faster and more efficient communication between the FPGA and ASIC portions of the hybrid IC.
摘要翻译：用于混合IC的接口设计，其利用专用接口轨道来允许信号与FPGA部分的逻辑块分布地接口，从而提供混合IC的FPGA和ASIC部分之间的更快更有效的通信。

47. 发明申请

US20080136446A1 BLOCK LEVEL ROUTING ARCHITECTURE IN A FIELD PROGRAMMABLE GATE ARRAY 失效
标题翻译：在现场可编程门阵列中的块级路由架构
公开(公告)号：US20080136446A1
公开(公告)日：2008-06-12
申请号：US12034555
申请日：2008-02-20
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： H03K19/177
CPC分类号： H03K19/17736 , H01L27/11803
摘要： An FPGA architecture has top, middle and low levels. The top level of the architecture is an array of the B16×16 tiles arranged in a rectangular array and enclosed by I/O blocks on the periphery. On each of the four sides of the B16×16 tile, and also associated with each of the I/O blocks is a freeway routing channel. A B16×16 tile in the middle level of hierarchy is a sixteen by sixteen array of B1 blocks. The routing resources in the middle level of hierarchy is are expressway routing channels M1, M2, and M3 including groups of interconnect conductors. At the lowest level of the semi-hierarchical FPGA architecture, there are block connect (BC) routing channels, local mesh (LM) routing channels, and direct connect (DC) interconnect conductors. Each BC routing channel is coupled to an expressway tab to provide access for each B1 block to the expressway routing channels M1, M2, and M3, respectively. Each BC routing channel has nine interconnect conductors which are grouped into three groups of three interconnect conductors. Each group of three interconnect conductors is connected to a first side of a Extension Board (EB) 3×3 switch matrix. A second side of each EB 3×3 switch matrix is coupled to the E-tab. Between adjacent B1 blocks, in both the horizontal and vertical directions, the leads on the second side of a first EB 3×3 switch matrix may be coupled to the leads on the second side of second EB3×3 switch matrix by BC criss-cross extension.
摘要翻译： FPGA架构具有顶级，中级和低级。该体系结构的顶层是排列成矩形阵列并由外围的I / O块包围的B16x16瓦数组。在B16x16瓦片的四面中，每个I / O块也与高速公路路由通道相关联。中层层次的B16x16瓦片是16块16块阵列。中层层次中的路由资源是包括互连导体组的高速公路路由信道M 1，M 2和M 3。在半层次FPGA架构的最底层，有块连接（BC）路由通道，局域网（LM）路由通道和直接连接（DC）互连导线。每个BC路由信道被耦合到高速公路标签，以分别向高速公路路由信道M 1，M 2和M 3提供每个B1块的接入。每个BC路由信道具有九个互连导体，它们分成三组三个互连导体。每组三个互连导体连接到扩展板（EB）3x3开关矩阵的第一侧。每个EB 3x3开关矩阵的第二面耦合到E-tab。在相邻B1块之间，在水平和垂直方向上，第一EB 3×3开关矩阵的第二侧上的引线可以通过BC交叉扩展耦合到第二EB3×3开关矩阵的第二侧上的引线。

48. 发明授权

US07385421B2 Block symmetrization in a field programmable gate array 有权
标题翻译：在现场可编程门阵列中的块对称
公开(公告)号：US07385421B2
公开(公告)日：2008-06-10
申请号：US11748865
申请日：2007-05-15
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： H03K19/177
CPC分类号： H03K19/17736 , H03K19/17728 , H03K19/1778 , H03K19/17796
摘要： An FPGA architecture has top, middle and low levels. The top level is an array of B16×16 tiles enclosed by I/O blocks. The routing resources in the middle level are expressway routing channels including interconnect conductors. At the lowest level, there are block connect routing channels, local mesh routing channels, and direct connect interconnect conductors to connect the logic elements to further routing resources. Each B1 block includes four clusters of devices. Each of the clusters includes first and second LUT3s, a LUT2, and a DFF. Each of the LUT3s have three inputs and one output. Each of the LUT2s have two inputs and one output. Each DFF has a data input and a data output. In each of the clusters the outputs of the LUT3s are multiplexed to the input of DFF, and symmetrized with the output of the DFF to form two outputs of each of the clusters.
摘要翻译： FPGA架构具有顶级，中级和低级。顶级是由I / O块包围的B16x16瓦数组。中间路由资源是高速公路路由信道，包括互连导体。在最底层，有块连接路由通道，本地网状路由通道和直接连接互连导体，以将逻辑元件连接到更多的路由资源。每个B 1块包括四组设备。每个簇包括第一和第二LUT 3 s，LUT 2和DFF。 LUT 3中的每一个具有三个输入和一个输出。 LUT 2中的每一个具有两个输入和一个输出。每个DFF都有数据输入和数据输出。在每个簇中，LUT 3的输出被复用到DFF的输入，并且与DFF的输出对称，以形成每个簇的两个输出。

49. 发明申请

US20070285126A1 ARCHITECTURE FOR ROUTING RESOURCES IN A FIELD PROGRAMMABLE GATE ARRAY 失效
标题翻译：用于在现场可编程门阵列中路由资源的架构
公开(公告)号：US20070285126A1
公开(公告)日：2007-12-13
申请号：US11843575
申请日：2007-08-22
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： H03K19/177
CPC分类号： H03K19/17736 , H03K19/17796
摘要： A turning structure for routing channels in a field programmable gate array, comprising a first plurality of routing channels having a first direction and a second plurality of routing channels having a second direction. The first plurality of routing channels intersects the second plurality of routing channels to form a plurality of matrices of intersecting interconnect conductors in the routing channels. A first number of reprogrammable elements is disposed at intersections in at least one of the plurality of matrices, a second number of reprogrammable elements disposed at intersections in at least one of the plurality of matrices. The second number of reprogrammable elements is greater than the first number of reprogrammable elements, and a third number of reprogrammable elements disposed at intersections in at least one of the plurality of matrices. The third number of reprogrammable elements is greater than the second number of reprogrammable elements.
摘要翻译：一种用于在现场可编程门阵列中路由信道的转动结构，包括具有第一方向的第一多个路由信道和具有第二方向的第二多个路由信道。第一多个路由信道与第二多个路由信道相交，以在路由信道中形成多个交叉互连导体矩阵。第一数量的可编程元件设置在多个矩阵中的至少一个矩阵中的交点处，第二数量的可重新编程元件设置在多个矩阵中的至少一个矩阵中的相交处。第二数量的可再编程元件大于第一数量的可再编程元件，并且第三数量的可重新编程元件设置在多个矩阵中的至少一个矩阵中的相交处。第三数量的可编程元件大于第二数量的可编程元件。

50. 发明授权

US07279930B2 Architecture for routing resources in a field programmable gate array 有权
标题翻译：用于在现场可编程门阵列中路由资源的架构
公开(公告)号：US07279930B2
公开(公告)日：2007-10-09
申请号：US11202686
申请日：2005-08-12
申请人： Sinan Kaptanoglu
发明人： Sinan Kaptanoglu
IPC分类号： H03K19/177
CPC分类号： H03K19/17736 , H03K19/17796
摘要： A turning structure for routing channels in a field programmable gate array, comprising a first plurality of routing channels having a first direction and a second plurality of routing channels having a second direction. The first plurality of routing channels intersects the second plurality of routing channels to form a plurality of matrices of intersecting interconnect conductors in the routing channels. A first number of reprogrammable elements is disposed at intersections in at least one of the plurality of matrices, a second number of reprogrammable elements disposed at intersections in at least one of the plurality of matrices. The second number of reprogrammable elements is greater than the first number of reprogrammable elements, and a third number of reprogrammable elements disposed at intersections in at least one of the plurality of matrices. The third number of reprogrammable elements is greater than the second number of reprogrammable elements.
摘要翻译：一种用于在现场可编程门阵列中路由信道的转动结构，包括具有第一方向的第一多个路由信道和具有第二方向的第二多个路由信道。第一多个路由信道与第二多个路由信道相交，以在路由信道中形成多个交叉互连导体矩阵。第一数量的可编程元件设置在多个矩阵中的至少一个矩阵中的交点处，第二数量的可重新编程元件设置在多个矩阵中的至少一个矩阵中的相交处。第二数量的可再编程元件大于第一数量的可再编程元件，并且第三数量的可重新编程元件设置在多个矩阵中的至少一个矩阵中的相交处。第三数量的可编程元件大于第二数量的可编程元件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式