会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Histogram-based automatic gain control method and system for video applications
    • 基于直方图的自动增益控制方法和视频应用系统
    • US07522193B2
    • 2009-04-21
    • US10862488
    • 2004-06-07
    • Nadi R. ItaniCaiyi WangDavid R. Welland
    • Nadi R. ItaniCaiyi WangDavid R. Welland
    • H04N5/235H04N5/228H04N5/217
    • H04N5/2352
    • An image processor system for a charge coupled device (CCD) or CMOS imaging system includes a histogram-based automatic gain control (AGC) circuit which first controls gain by adjusting said CCD system and then for yet a higher gain level makes gain adjustments in said CDSVGA circuit and a digital gain circuit to produce a combined target gain level. A processing system for an imager device includes a camera system for producing an imager signal, a correlated double sample (CDS) circuit for receiving data from an imager, a variable gain amplifier (VGA), an analog-to-digital converter (ADC) coupled to said CDS circuit, a digital gain circuit (DGC) coupled to said ADC, and an automatic gain control (AGC) circuit coupled to said DGC for controlling the CDS circuit and the DGC, as well as shutter timing for shutter gain.
    • 用于电荷耦合器件(CCD)或CMOS成像系统的图像处理器系统包括基于直方图的自动增益控制(AGC)电路,其首先通过调整所述CCD系统来控制增益,然后对于较高的增益电平进行增益,使所述 CDSVGA电路和数字增益电路,以产生组合的目标增益电平。 一种用于成像器件的处理系统包括用于产生成像器信号的相机系统,用于从成像器接收数据的相关双样本(CDS)电路,可变增益放大器(VGA),模数转换器(ADC) 耦合到所述CDS电路,耦合到所述ADC的数字增益电路(DGC)以及耦合到所述DGC的用于控制CDS电路和DGC的自动增益控制(AGC)电路以及用于快门增益的快门定时。
    • 8. 发明授权
    • Phase locked loop circuitry for synthesizing high-frequency signals and associated method
    • 用于合成高频信号和相关方法的锁相环电路
    • US06549765B2
    • 2003-04-15
    • US09933530
    • 2001-08-20
    • David R. WellandCaiyi Wang
    • David R. WellandCaiyi Wang
    • H04B126
    • H03L7/193H03J2200/10H03L7/099H03L7/10H03L7/18H03L7/199H03L7/23H03L2207/06
    • A method and apparatus for synthesizing high-frequency signals, such as wireless communication signals, includes a phase-locked loop (PLL) frequency synthesizer with a variable capacitance voltage controlled oscillator (VCO) that has a discretely variable capacitance in conjunction with a continuously variable capacitance. The discretely variable capacitance may provide coarse tuning adjustment of the variable capacitance to compensate for capacitor and inductor tolerances and to adjust the output frequency to be near the desired frequency output. The continuously variable capacitance may provide a fine tuning adjustment of the variable capacitance to focus the output frequency to match precisely the desired frequency output. During fine tuning adjustment, the PLL may be controlled by a plurality of analog control signals. The analog control signals may be derived by first generating a plurality of phase shifted signals from a divided version of the VCO output clock. Second, the phase differences between the plurality of phase shifted signals and a divided version of a reference clock may be detected and then converted to the analog control signals.
    • 用于合成诸如无线通信信号的高频信号的方法和装置包括具有可变电容电压控制振荡器(VCO)的锁相环(PLL)频率合成器,其具有连续变量的离散可变电容 电容。 离散可变电容可以提供可变电容的粗调谐调整,以补偿电容器和电感器公差,并将输出频率调整为接近期望的频率输出。 连续可变电容可以提供可变电容的微调调整,以将输出频率聚焦以精确地匹配期望的频率输出。 在微调调整期间,PLL可以由多个模拟控制信号控制。 可以通过首先从VCO输出时钟的分割版本产生多个相移信号来导出模拟控制信号。 第二,可以检测多个相移信号和参考时钟的分割版本之间的相位差,然后转换成模拟控制信号。