会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor integrated circuit
    • 半导体集成电路
    • US08988124B2
    • 2015-03-24
    • US13292133
    • 2011-11-09
    • Masanao YokoyamaNoboru Okuzono
    • Masanao YokoyamaNoboru Okuzono
    • H03K3/289H03K3/356H03K3/012H03K3/3562
    • G09G3/3611G09G2310/0264G09G2310/08H03K3/012H03K3/356156H03K3/35625
    • An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.
    • 输入缓冲器根据第一控制时钟选择输出输入数据信号或输出高阻抗信号。 主触发器根据第二控制时钟选择输出从输入缓冲器接收的数据信号或保持当前输出的数据信号。 主从开关根据第二控制时钟选择输出高阻抗信号或输出从主触发器接收的数据信号。 从触发器根据第二控制时钟选择保持当前输出的数据信号或输出从主从交换机接收的数据信号。 时钟缓冲器输入第二控制时钟,并产生并输出第一控制时钟。
    • 2. 发明授权
    • Digital-to-analog converter circuit, data driver and display device
    • 数模转换电路,数据驱动器和显示设备
    • US07812752B2
    • 2010-10-12
    • US12289266
    • 2008-10-23
    • Hiroshi TsuchiNoboru Okuzono
    • Hiroshi TsuchiNoboru Okuzono
    • H03M1/66
    • G09G3/3688G09G2310/027H03M1/661H03M1/68H03M1/76
    • A digital-to-analog converter circuit includes: a first subdecoder for receiving a first reference voltage group and selecting a reference voltage Vrk based upon an input digital signal; a second subdecoder for receiving a second reference voltage group and selecting a reference voltage Vr(k+1) based upon the input digital signal; a third subdecoder for receiving a third reference voltage group and selecting a reference voltage Vr(k+2) based upon the input digital signal; a fourth subdecoder for receiving the reference voltages that have been selected by respective ones of the first to third subdecoders, selecting two of these reference voltages (inclusive of selecting the same voltage redundantly) based upon an input digital signal, and outputting the selected two reference voltages; and an amplifier circuit for receiving the two reference voltages that have been selected by the fourth subdecoder and outputting a result of an operation applied to the two reference voltages.
    • 数模转换器电路包括:第一子编码器,用于接收第一参考电压组并基于输入数字信号选择参考电压Vrk; 第二子编码器,用于接收第二参考电压组,并且基于所输入的数字信号选择参考电压Vr(k + 1); 第三子编码器,用于接收第三参考电压组,并且基于所输入的数字信号选择参考电压Vr(k + 2); 第四子编码器,用于接收由第一至第三子解码器中的相应的子编码器选择的参考电压,基于输入的数字信号选择这些参考电压中的两个(包括冗余选择相同的电压),并输出所选择的两个参考 电压; 以及放大器电路,用于接收由第四子解码器选择的两个参考电压并输出施加于两个参考电压的操作结果。
    • 4. 发明授权
    • Liquid crystal display
    • 液晶显示器
    • US06911967B2
    • 2005-06-28
    • US10762501
    • 2004-01-23
    • Noboru OkuzonoKoichi Koga
    • Noboru OkuzonoKoichi Koga
    • G02F1/133G09G3/20G09G3/36
    • G09G3/3614G09G3/3648G09G2320/0204G09G2320/0223
    • A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.
    • 提供了具有低功耗的液晶显示器,并且防止水平条纹发生,而电路变得更加复杂。 当写入电压极性每多行反转时,在极性反转的n行中,由于漏极线的充电,漏极线波形的上升变钝。 在n + 1行中,由于通过n行的写入对漏极线进行了充电,因此不会发生波形钝化。 两行之间写入状态之间的差异会导致水平条纹。 因此,在时钟信号的上升时,输出使能信号被激活,并且在开始写入的预定时间之后激活栅极线。 因此,在波形迟钝期间不进行写入,写入状态在所有扫描线上相同。
    • 8. 发明授权
    • Liquid crystal display
    • 液晶显示器
    • US06727878B2
    • 2004-04-27
    • US09772864
    • 2001-01-31
    • Noboru OkuzonoKoichi Koga
    • Noboru OkuzonoKoichi Koga
    • G09G336
    • G09G3/3614G09G3/3648G09G2320/0204G09G2320/0223
    • A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.
    • 提供了具有低功耗的液晶显示器,并且防止水平条纹发生,而电路变得更加复杂。 当写入电压极性每多行反转时,在极性反转的n行中,由于漏极线的充电,漏极线波形的上升变钝。 在n + 1行中,由于通过n行的写入对漏极线进行了充电,因此不会发生波形钝化。 两行之间写入状态之间的差异会导致水平条纹。 因此,在时钟信号的上升时,输出使能信号被激活,并且在开始写入的预定时间之后激活栅极线。 因此,在波形迟钝期间不进行写入,写入状态在所有扫描线上相同。
    • 9. 发明授权
    • Active matrix-type liquid crystal display device
    • 有源矩阵型液晶显示装置
    • US06559822B2
    • 2003-05-06
    • US09299025
    • 1999-04-26
    • Noboru Okuzono
    • Noboru Okuzono
    • G09G336
    • G09G3/3614G09G3/3688G09G3/3696G09G2310/027G09G2320/0276G09G2330/02
    • An active matrix-type liquid crystal display device which is capable of realizing a dot inversion driving by disposing H drivers on both sides of the liquid crystal panel, while using existing H driver circuits which output odd output data and even output data at opposite polarities to each other. The first and second H drivers, which output odd output data and even output data at opposite polarities to each other, are disposed facing each other on both sides of the liquid crystal panel, in order to realize an active matrix-type liquid crystal display device which is conducted by the dot inversion driving. Data electrodes of said liquid crystal display device are taken out for every two lines or every integer times of two lines and the thus taken out data lines are connected alternately to the first and second driver circuits.
    • 一种有源矩阵型液晶显示装置,其能够通过在液晶面板的两侧配置H驱动器来实现点反转驱动,同时使用输出奇数输出数据的现有H驱动电路,甚至以相反极性输出数据 彼此。 为了实现有源矩阵型液晶显示装置,第一和第二H驱动器将输出奇数输出数据,甚至以相反的极性输出数据彼此面对地设置在液晶面板的两侧 其通过点反转驱动进行。 所述液晶显示装置的数据电极每两行或每两行的整数倍被取出,这样取出的数据线交替地连接到第一和第二驱动电路。