专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08161091B2 Method for performing decimal floating point addition 有权
标题翻译：执行十进制浮点加法的方法
公开(公告)号：US08161091B2
公开(公告)日：2012-04-17
申请号：US12358911
申请日：2009-01-23
申请人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/485
CPC分类号： G06F7/4912 , G06F2207/4911
摘要： A method for performing a decimal floating point operation including receiving a first operand having a first coefficient and a first exponent into a first register. A second operand having a second coefficient and a second exponent are received into a second register. An operation, either addition or subtraction, associated with the first operand and the second operand is received. Three concurrent calculations are performed on the first operand and the second operand. The three concurrent calculations include: applying the operation to the first operand and the second operand based on a first assumption; applying the operation to the first operand and the second operand based on a second assumption; and applying the operation to the first operand and the second operand based on a third assumption. A final result is selected from the first result, the second result and the third result.
摘要翻译：一种用于执行十进制浮点运算的方法，包括将具有第一系数和第一指数的第一操作数接收到第一寄存器中。具有第二系数和第二指数的第二操作数被接收到第二寄存器中。接收与第一操作数和第二操作数相关联的加法或减法操作。在第一个操作数和第二个操作数上执行三个并发计算。三个并发计算包括：基于第一假设将操作应用于第一操作数和第二操作数; 基于第二假设将操作应用于第一操作数和第二操作数; 以及基于第三假设将所述操作应用于所述第一操作数和所述第二操作数。从第一个结果，第二个结果和第三个结果中选择最终结果。

2. 发明申请

US20090210659A1 PROCESSOR AND METHOD FOR WORKAROUND TRIGGER ACTIVATED EXCEPTIONS 失效
标题翻译：用于替代触发器激活的例外的处理器和方法
公开(公告)号：US20090210659A1
公开(公告)日：2009-08-20
申请号：US12032105
申请日：2008-02-15
申请人： Steven R. Carlough , Adam B. Collura , Wen H. Li , Eric M. Schwarz , Chung-Lung Kevin Shum
发明人： Steven R. Carlough , Adam B. Collura , Wen H. Li , Eric M. Schwarz , Chung-Lung Kevin Shum
IPC分类号： G06F9/30 , G06F9/44
CPC分类号： G06F9/3861 , G06F9/3017 , G06F9/322 , G06F9/328 , G06F11/0721 , G06F11/0793
摘要： A processor includes a microarchitecture for working around a processing flaw, the microarchitecture including: at least one detector adapted for detecting a predetermined state associated with the processing flaw; and at least one mechanism to modify default processor processing behavior; and upon modification of processing behavior, the processing of an instruction involving the processing flaw can be completed by avoiding the processing flaw.
摘要翻译：处理器包括用于处理加工缺陷的微架构，所述微体系结构包括：至少一个检测器，适于检测与所述处理缺陷相关联的预定状态; 以及至少一种修改默认处理器处理行为的机制; 并且在修改处理行为时，可以通过避免处理缺陷来完成涉及处理缺陷的指令的处理。

3. 发明申请

US20090132628A1 Method for Performing Decimal Division 有权
标题翻译：执行十进制分割的方法
公开(公告)号：US20090132628A1
公开(公告)日：2009-05-21
申请号：US12358885
申请日：2009-01-23
申请人： Steven R. Carlough , Paulomi Kadakia , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Paulomi Kadakia , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/52
CPC分类号： G06F7/4917 , G06F2207/5352
摘要： A method for performing decimal division including receiving a scaled divisor and a scaled dividend into input registers. A subset of multiples of the scaled divisor is stored in a plurality of multiples registers. Quotient digits are calculated in response to the scaled divisor and the scaled dividend. Each quotient digit is calculated in three clock cycles by a pipeline mechanism. The calculating includes selecting a new quotient digit, and calculating a new remainder. Input to the calculating a new remainder includes data from one or more of the multiples registers.
摘要翻译：一种用于执行小数除法的方法，包括将输入寄存器中的缩放除数和缩放的除数接收。缩放除数的倍数的子集存储在多个多个寄存器中。商数是根据缩放除数和缩放除数计算的。每个商数由流水线机构在三个时钟周期内计算。计算包括选择新的商数，并计算新的余数。计算新余数的输入包括来自一个或多个多个寄存器的数据。

4. 发明授权

US07475104B2 System and method for providing a double adder for decimal floating point operations 失效
标题翻译：提供用于十进制浮点运算的双加法器的系统和方法
公开(公告)号：US07475104B2
公开(公告)日：2009-01-06
申请号：US11054687
申请日：2005-02-09
申请人： Steven R. Carlough , Wilhelm E. Haller , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Wilhelm E. Haller , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/485
CPC分类号： G06F7/4912 , G06F7/483 , G06F7/507
摘要： A system for performing decimal floating point addition. The system includes input registers for inputting a first and second operand for an addition operation. The system also includes a plurality of adder blocks, each calculating a sum of one or more corresponding digits from the first operand and the second operand. Output from each of the adder blocks includes the sum of the corresponding digits and a carry out indicator for the corresponding digits. The calculating is performed during a first clock cycle. The system also includes an intermediate result register for storing the sums of the corresponding digits output from each of the plurality of adder blocks, the storing during the first clock cycle. The system further includes a carry chain for storing the carry out indicator output from each of the plurality of adder blocks, the storing occurring during the first clock cycle. The system further includes an incrementer for adding one to each of the sums stored in the intermediate result register, the incrementing occurring during a second clock cycle. In addition, a mechanism is provided for selecting between each of the sums and the sums incremented by one. The input to the mechanism includes the carry chain. The output includes the final sum of the first operand and the second operand. The selecting occurs during the second clock cycle.
摘要翻译：用于执行十进制浮点加法的系统。该系统包括用于输入用于加法运算的第一和第二操作数的输入寄存器。该系统还包括多个加法器块，每个加法器块从第一操作数和第二操作数计算一个或多个相应数字的和。来自每个加法器块的输出包括对应数字的和和相应数字的执行指示符。计算在第一个时钟周期内执行。该系统还包括中间结果寄存器，用于存储从多个加法器块中的每一个输出的相应数字的和，在第一时钟周期期间存储。该系统还包括用于存储来自多个加法器块中的每一个的进位指示符输出的进位链，在第一时钟周期期间发生存储。该系统还包括一个加法器，用于对存储在中间结果寄存器中的每个和加1，在第二时钟周期期间发生递增。此外，提供了一种机制，用于在每个总和和加1之和之间进行选择。机构的输入包括进位链。输出包括第一个操作数和第二个操作数的最后一个和。选择发生在第二个时钟周期。

5. 发明授权

US08229993B2 Method for performing decimal division 有权
标题翻译：执行小数除法的方法
公开(公告)号：US08229993B2
公开(公告)日：2012-07-24
申请号：US12358885
申请日：2009-01-23
申请人： Steven R. Carlough , Paulomi Kadakia , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Paulomi Kadakia , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/496
CPC分类号： G06F7/4917 , G06F2207/5352
摘要： A method for performing decimal division including receiving a scaled divisor and a scaled dividend into input registers. A subset of multiples of the scaled divisor is stored in a plurality of multiples registers. Quotient digits are calculated in response to the scaled divisor and the scaled dividend. Each quotient digit is calculated in three clock cycles by a pipeline mechanism. The calculating includes selecting a new quotient digit, and calculating a new remainder. Input to the calculating a new remainder includes data from one or more of the multiples registers.
摘要翻译：一种用于执行小数除法的方法，包括将输入寄存器中的缩放除数和缩放的除数接收。缩放除数的倍数的子集存储在多个多个寄存器中。商数是根据缩放除数和缩放除数计算的。每个商数由流水线机构在三个时钟周期内计算。计算包括选择新的商数，并计算新的余数。计算新余数的输入包括来自一个或多个多个寄存器的数据。

6. 发明授权

US08140607B2 Method for providing a decimal multiply algorithm using a double adder 有权
标题翻译：使用双加法器提供十进制乘法算法的方法
公开(公告)号：US08140607B2
公开(公告)日：2012-03-20
申请号：US12358899
申请日：2009-01-23
申请人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/496
CPC分类号： G06F7/496 , G06F2207/4911
摘要： A method for performing decimal multiplication including storing a multiplier and a multiplicand in operand registers, the multiplier including one or more digits. A running sum is stored in a shifter and initialized to zero. The method includes performing for each of the digits in the multiplier in order from least significant digit to most significant digit: creating a partial product of the digit and the multiplicand and adding the partial product to the running sum. The running sum is output as the result of multiplying the multiplier and the multiplicand. The performing and outputting are implemented by a mechanism that includes one or more two cycle adders connected to the operand registers, multiplicand multiples circuitry connected to the operand registers, and a result digits register connected to the two cycle adders.
摘要翻译：一种用于执行十进制乘法的方法，包括将乘法器和被乘数存储在操作数寄存器中，乘法器包括一个或多个数字。运行总和存储在移位器中并初始化为零。该方法包括按照从最低有效位到最高有效位的顺序执行乘数中的每个数字：创建数字和被乘数的部分乘积，并将部分乘积加到运行和。作为乘法乘法与被乘数乘法运算的结果，输出运算和。执行和输出通过一种机制实现，该机制包括连接到操作数寄存器的一个或多个两个周期加法器，连接到操作数寄存器的被乘数多个电路以及连接到两个周期加法器的结果位寄存器。

7. 发明授权

US07660838B2 System and method for performing decimal to binary conversion 有权
标题翻译：用于执行十进制到二进制转换的系统和方法
公开(公告)号：US07660838B2
公开(公告)日：2010-02-09
申请号：US11054233
申请日：2005-02-09
申请人： Steven R. Carlough , Bruce M. Fleischer , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Bruce M. Fleischer , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F15/00
CPC分类号： H03M7/12
摘要： A method for converting from decimal to binary including receiving a binary coded decimal (BCD) number made up of one or more sets of three digits. A running sum and a running carry are set to zero. A process is performed for each set of three digits in the BCD number in order from the set of three digits containing the three most significant digits of the BCD number to the digits containing the three least significant digits of the BCD number. The process includes: creating six partial products based on the set of three digits, the running sum and the running carry; combining the six partial products into two partial products; and storing the two partial products in the running sum and the running carry. The running sum and the running carry from each set of three digits are combined into a final binary result.
摘要翻译：一种从十进制转换为二进制的方法，包括接收一组三位数组成的二进制编码十进制（BCD）编号。运行总和和运行进位设置为零。对于BCD号码中的每一组三位数字，从包含BCD号码三个最高有效数字的三位数字组合到包含BCD号码的三个最低有效位数字的顺序执行一个处理。该过程包括：根据三位数字，运行总和和运行进位创建六个部分乘积; 将六部分产品合并成两部分产品; 并将两个部分乘积存储在运行和运行中。来自每组三位数的运行总和和运行进位被组合成最终的二进制结果。

8. 发明授权

US07519645B2 System and method for performing decimal floating point addition 失效
标题翻译：用于执行十进制浮点加法的系统和方法
公开(公告)号：US07519645B2
公开(公告)日：2009-04-14
申请号：US11055231
申请日：2005-02-10
申请人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/485
CPC分类号： G06F7/4912 , G06F2207/4911
摘要： A method for performing a decimal floating point operation. A first operand including a first coefficient and a first exponent is received. The method also includes receiving a second operand that includes a second coefficient and a second exponent. An operation associated with the first operand and the second operand is received. The operation is an addition or a subtraction. Three concurrent calculations are performed on the first operand and the second operand. The first concurrent calculation includes applying the operation to the first operand and the second operand based on a first assumption that the first exponent is equal to the second exponent. The applying the operation based on the first assumption results in a first result and includes utilizing a two cycle adder. The second concurrent calculation includes applying the operation to the first operand and the second operand based on a second assumption that an absolute difference between the first exponent and the second exponent is less than or equal to a number of leading zeros in the coefficient of the operand with the larger exponent. The applying the operation based on the second assumption results in a second result and includes utilizing the two cycle adder. The third concurrent calculation includes applying the operation to the first operand and the second operand based on a third assumption that the absolute difference between the first exponent and the second exponent is greater than the number of leading zeros in the coefficient of the operand with the larger exponent. The applying the operation based on the third assumption results in a third result and includes utilizing the two cycle adder. A final result is selected from the first result, the second result and the third result.
摘要翻译：一种执行十进制浮点运算的方法。接收包括第一系数和第一指数的第一操作数。该方法还包括接收包括第二系数和第二指数的第二操作数。接收与第一操作数和第二操作数相关联的操作。操作是加法或减法。在第一个操作数和第二个操作数上执行三个并发计算。第一并发计算包括基于第一指数等于第二指数的第一假设将操作应用于第一操作数和第二操作数。基于第一假设应用该操作产生第一结果并且包括利用两周期加法器。第二并发计算包括基于第一指数和第二指数之间的绝对差小于或等于操作数系数中的前导数的数量的第二假设将操作应用于第一操作数和第二操作数具有较大的指数。基于第二假设应用操作导致第二结果，并且包括利用两周期加法器。第三并发计算包括基于第一个指数和第二个指数之间的绝对差大于操作数系数中的前导零的数量的第三个假设，将操作应用于第一个操作数和第二个操作数，指数。基于第三个假设应用该操作导致第三个结果，并且包括利用两个周期的加法器。从第一个结果，第二个结果和第三个结果中选择最终结果。

9. 发明授权

US5611062A Specialized millicode instruction for string operations 失效
标题翻译：用于字符串操作的专用millicode指令
公开(公告)号：US5611062A
公开(公告)日：1997-03-11
申请号：US414961
申请日：1995-03-31
申请人： Charles F. Webb , Mark S. Farrell , Christopher R. Conklin , Wen H. Li
发明人： Charles F. Webb , Mark S. Farrell , Christopher R. Conklin , Wen H. Li
IPC分类号： G06F9/308 , G06F9/318 , G06F7/04
CPC分类号： G06F9/30018 , G06F9/3017
摘要： Special millicode instructions accelerate the "inner loop" portion of a millicode routine to execute ESA/390 string instructions. Specifically, these millicode instructions are: Replicate Byte, Find Byte Equal, Find Byte Not Equal, Compare String Bytes instructions.
摘要翻译：特殊的millicode指令加速了一个millicode例程的“内部循环”部分来执行ESA / 390字符串指令。具体来说，这些millicode指令是：复制字节，查找字节等于，查找字节不相等，比较字符串字节指令。

10. 发明申请

US20090240753A1 METHOD, HARDWARE PRODUCT, AND COMPUTER PROGRAM PRODUCT FOR USING A DECIMAL FLOATING POINT UNIT TO EXECUTE FIXED POINT INSTRUCTIONS 有权
标题翻译：方法，硬件产品和计算机程序产品，用于使用十进制浮点单元执行固定点说明
公开(公告)号：US20090240753A1
公开(公告)日：2009-09-24
申请号：US12051333
申请日：2008-03-19
申请人： Steven R. Carlough , Adam B. Collura , Mark A. Erle , Wen H. Li , Eric M. Schwarz
发明人： Steven R. Carlough , Adam B. Collura , Mark A. Erle , Wen H. Li , Eric M. Schwarz
IPC分类号： G06F7/38
CPC分类号： G06F7/483 , G06F2207/4911
摘要： A decimal floating point (DFP) unit is used to execute fixed point instructions. Two or more operands are accepted, wherein each operand is in a packed binary coded decimal (BCD) format. Any invalid BCD formats are detected by checking the operands for any invalid BCD codes. It is determined if an exception flag exists and, if so, outputting the flag; it is determined if a condition code exists and, if so, outputting the code. An operation is performed on the two or more operands to generate a result; wherein the operation takes place directly on BCD data, thus using the DFP unit to perform a BCD operation; appending a result sign to the result of the operation; and providing the result of the operation and the appended result sign as a result output in a packed BCD format.
摘要翻译：使用十进制浮点（DFP）单位执行固定点指令。接受两个或多个操作数，其中每个操作数都是压缩的二进制编码十进制（BCD）格式。通过检查任何无效的BCD代码的操作数来检测任何无效的BCD格式。确定是否存在异常标志，如果是，则输出该标志; 确定条件代码是否存在，如果是，则输出代码。对两个或更多个操作数执行操作以产生结果; 其中操作直接发生在BCD数据上，因此使用DFP单元执行BCD操作; 将结果符号附加到操作结果; 并提供操作结果和附加结果符号作为输出的压缩BCD格式的结果。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式