会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • PAGE REGISTER OUTSIDE ARRAY AND SENSE AMPLIFIER INTERFACE
    • 页面寄存器外部阵列和感测放大器接口
    • US20110141788A1
    • 2011-06-16
    • US12638719
    • 2009-12-15
    • Gopinath BalakrishnanJeffrey Koon Yee LeeYuheng ZhangTz-Yi LiuLuca Fasoli
    • Gopinath BalakrishnanJeffrey Koon Yee LeeYuheng ZhangTz-Yi LiuLuca Fasoli
    • G11C5/02G11C11/00G11C7/18
    • G11C5/025B82Y10/00G11C5/02G11C13/0002G11C13/0007G11C13/025G11C17/16G11C2213/19G11C2213/32G11C2213/33G11C2213/34G11C2213/71
    • A non-volatile storage device includes a substrate, a monolithic three-dimensional memory array of non-volatile storage elements arranged above a portion of the substrate, a plurality of sense amplifiers in communication with the non-volatile storage elements, a plurality of temporary storage devices in communication with the sense amplifiers, a page register in communication with the temporary storage devices, and one or more control circuits. The one or more control circuits are in communication with the page register, the temporary storage devices and the sense amplifiers. The sense amplifiers are arranged on the substrate underneath the monolithic three-dimensional memory array. The temporary storage devices are arranged on the substrate underneath the monolithic three-dimensional memory array. The page register is arranged on the substrate in an area that is not underneath the monolithic three-dimensional memory array. Data read from the non-volatile storage elements by the sense amplifiers is transferred to the temporary storage devices and then to the page register in response to the one or more control circuits. Data to be programmed into the non-volatile storage elements is transferred to the temporary storage devices from the page register in response to the one or more control circuits.
    • 非易失性存储装置包括衬底,布置在衬底的一部分上方的非易失性存储元件的单片三维存储器阵列,与非易失性存储元件通信的多个读出放大器,多个临时 与读出放大器通信的存储装置,与临时存储装置通信的页寄存器,以及一个或多个控制电路。 一个或多个控制电路与页寄存器,临时存储设备和读出放大器通信。 读出放大器布置在单片三维存储器阵列下方的衬底上。 临时存储装置布置在单片三维存储器阵列下面的衬底上。 页面寄存器在不在单片三维存储器阵列下方的区域中布置在基板上。 由感测放大器从非易失性存储元件读取的数据响应于一个或多个控制电路传送到临时存储设备,然后传送到页寄存器。 要编程到非易失性存储元件中的数据响应于一个或多个控制电路从页寄存器传送到临时存储设备。
    • 2. 发明授权
    • Page register outside array and sense amplifier interface
    • 页面寄存器外部阵列和读出放大器接口
    • US08223525B2
    • 2012-07-17
    • US12638719
    • 2009-12-15
    • Gopinath BalakrishnanJeffrey Koon Yee LeeYuheng ZhangTz-Yi LiuLuca Fasoli
    • Gopinath BalakrishnanJeffrey Koon Yee LeeYuheng ZhangTz-Yi LiuLuca Fasoli
    • G11C5/06
    • G11C5/025B82Y10/00G11C5/02G11C13/0002G11C13/0007G11C13/025G11C17/16G11C2213/19G11C2213/32G11C2213/33G11C2213/34G11C2213/71
    • A non-volatile storage device includes a substrate, a monolithic three-dimensional memory array of non-volatile storage elements arranged above a portion of the substrate, a plurality of sense amplifiers in communication with the non-volatile storage elements, a plurality of temporary storage devices in communication with the sense amplifiers, a page register in communication with the temporary storage devices, and one or more control circuits. The one or more control circuits are in communication with the page register, the temporary storage devices and the sense amplifiers. The sense amplifiers are arranged on the substrate underneath the monolithic three-dimensional memory array. The temporary storage devices are arranged on the substrate underneath the monolithic three-dimensional memory array. The page register is arranged on the substrate in an area that is not underneath the monolithic three-dimensional memory array. Data read from the non-volatile storage elements by the sense amplifiers is transferred to the temporary storage devices and then to the page register in response to the one or more control circuits. Data to be programmed into the non-volatile storage elements is transferred to the temporary storage devices from the page register in response to the one or more control circuits.
    • 非易失性存储装置包括衬底,布置在衬底的一部分上方的非易失性存储元件的单片三维存储器阵列,与非易失性存储元件通信的多个读出放大器,多个临时 与读出放大器通信的存储装置,与临时存储装置通信的页寄存器,以及一个或多个控制电路。 一个或多个控制电路与页寄存器,临时存储设备和读出放大器通信。 读出放大器布置在单片三维存储器阵列下方的衬底上。 临时存储装置布置在单片三维存储器阵列下面的衬底上。 页面寄存器在不在单片三维存储器阵列下方的区域中布置在基板上。 由感测放大器从非易失性存储元件读取的数据响应于一个或多个控制电路传送到临时存储设备,然后传送到页寄存器。 要编程到非易失性存储元件中的数据响应于一个或多个控制电路从页寄存器传送到临时存储设备。
    • 9. 发明授权
    • Page buffer program command and methods to reprogram pages without re-inputting data to a memory device
    • 页面缓冲区程序命令和重新编程页面的方法,而不会将数据重新输入到存储设备
    • US08397024B2
    • 2013-03-12
    • US12414925
    • 2009-03-31
    • Luca FasoliYuheng ZhangGopinath Balakrishnan
    • Luca FasoliYuheng ZhangGopinath Balakrishnan
    • G06F12/00
    • G11C16/102G06F12/0246
    • A technique for efficiently handling write operation failures in a memory device which communicates with an external host device allows a page of data to be re-written to a memory array from a page buffer. The host provides user data, a first write address and a write command to the memory device. If the write attempt fails, the host provides a re-write command with a new address, without re-sending the user data to the memory device. Additional data can be received at a data cache of the memory device while a re-write from the page buffer is in progress. The re-written data may be obtained in a copy operation in which the data is read out to the host, modified and written back to the memory device. Additional data can be input to the memory device during the copy operation. Page buffer data can also be modified in place.
    • 一种用于在与外部主机设备通信的存储设备中有效地处理写入操作故障的技术允许从页面缓冲器将数据页面重写到存储器阵列。 主机向存储设备提供用户数据,第一写地址和写命令。 如果写入尝试失败,则主机提供具有新地址的重写命令,而不会将用户数据重新发送到存储设备。 在来自页面缓冲器的重新写入正在进行时,可以在存储器件的数据高速缓存处接收附加数据。 重新写入的数据可以在数据被读出到主机的复制操作中获得,被修改并写回存储器件。 在复制操作期间可以向存储器件输入附加数据。 页面缓冲区数据也可以进行修改。
    • 10. 发明申请
    • PAGE BUFFER PROGRAM COMMAND AND METHODS TO REPROGRAM PAGES WITHOUT RE-INPUTTING DATA TO A MEMORY DEVICE
    • 页面缓存程序命令和方法来重现数据到存储器件
    • US20100106893A1
    • 2010-04-29
    • US12414925
    • 2009-03-31
    • Luca FasoliYuheng ZhangGopinath Balakrishnan
    • Luca FasoliYuheng ZhangGopinath Balakrishnan
    • G06F12/02G06F12/06G06F12/00
    • G11C16/102G06F12/0246
    • A technique for efficiently handling write operation failures in a memory device which communicates with an external host device allows a page of data to be re-written to a memory array from a page buffer. The host provides user data, a first write address and a write command to the memory device. If the write attempt fails, the host provides a re-write command with a new address, without re-sending the user data to the memory device. Additional data can be received at a data cache of the memory device while a re-write from the page buffer is in progress. The re-written data may be obtained in a copy operation in which the data is read out to the host, modified and written back to the memory device. Additional data can be input to the memory device during the copy operation. Page buffer data can also be modified in place.
    • 一种用于在与外部主机设备通信的存储设备中有效地处理写入操作故障的技术允许从页面缓冲器将数据页面重写到存储器阵列。 主机向存储设备提供用户数据,第一写地址和写命令。 如果写入尝试失败,则主机提供具有新地址的重写命令,而不会将用户数据重新发送到存储设备。 在来自页面缓冲器的重新写入正在进行时,可以在存储器件的数据高速缓存处接收附加数据。 重新写入的数据可以在数据被读出到主机的复制操作中获得,被修改并写回存储器件。 在复制操作期间可以向存储器件输入附加数据。 页面缓冲区数据也可以进行修改。