会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • Method of making a printed board
    • 制作印刷电路板的方法
    • US6139904A
    • 2000-10-31
    • US422119
    • 1999-10-20
    • Kozo YamasakiOsamu HisadaKatsuhiko HasegawaNaoki KitoSatoshi HiranoYutaro Kameyama
    • Kozo YamasakiOsamu HisadaKatsuhiko HasegawaNaoki KitoSatoshi HiranoYutaro Kameyama
    • H05K3/00H05K3/12H05K3/28H05K3/40H05K3/42H05K3/46B05D5/12
    • H05K3/4069H05K3/0094H05K2201/0355H05K2201/09509H05K2201/0959H05K2201/09909H05K2203/0191H05K2203/025H05K2203/0554H05K3/1216H05K3/1225H05K3/429
    • A method of making a printed board is provided. The printed board has a base provided with a plurality of through via conductors having through holes extending completely between upper and lower surfaces of the base and closed by resin fillings and a plurality of blind via conductors having depressions closed by resin fillings. The method comprises the steps of preparing the base provided with the through via conductors having the through holes and the blind via conductors having the depressions, filling the through holes of the through via conductors and the depressions of the blind via conductors with resin paste by printing, while at the same time forming, on an upper surface of the base and at locations around the through holes of the through via conductors and the depressions of the blind via conductors, a plurality of projections made of the above described resin paste by printing, and curing the resin paste, thereby forming the resin fillings in the through holes of the through via conductors and the depressions of the blind via conductors. By this method, the upper surfaces of the resin fillings in the through holes and the depressions are not caused to recede or sink and become lower in level than the upper surface of the base but can be maintained higher in level than the upper surface of the base, thus making it possible to dispense with a manufacturing step for closing receding spaces and manufacture the printed board at lower cost.
    • 提供制造印刷电路板的方法。 印刷电路板具有设置有多个通孔导体的底座,其具有完全在基底的上表面和下表面之间延伸并且被树脂填充物封闭的通孔,以及多个通过树脂填充物封闭的凹陷的盲孔通孔导体。 该方法包括以下步骤:制备具有通孔的通孔的底座和具有凹陷的盲通孔导体,通过印刷填充通孔导体的通孔和盲孔通孔的凹陷 同时在基底的上表面和贯通通孔导体的通孔周围的位置和盲通孔导体的凹陷处形成多个由上述树脂浆料制成的突起, 并固化树脂膏,从而在通孔导体的通孔和盲通孔导体的凹陷中形成树脂填充物。 通过这种方法,通孔中的树脂填充物的上表面和凹部不会比底座的上表面下降或下降而变低,而是可以保持比上表面的水平高 从而可以省略用于关闭后退空间的制造步骤,并以较低的成本制造印刷电路板。
    • 10. 发明授权
    • Multilayer-wiring substrate and method for fabricating same
    • 多层布线基板及其制造方法
    • US06674017B1
    • 2004-01-06
    • US09471332
    • 1999-12-23
    • Kozo YamasakiOsamu HisadaKatsuhiko HasegawaNaoki KitoSatoshi Hirano
    • Kozo YamasakiOsamu HisadaKatsuhiko HasegawaNaoki KitoSatoshi Hirano
    • H01R1204
    • H05K3/421H05K3/0023H05K3/0035H05K3/0055H05K3/426H05K3/4602H05K2201/096H05K2201/09745H05K2203/0353Y10T29/49156Y10T29/49167
    • A multilayer-wiring substrate having a via hole structure and method for fabricating the same. Referring to FIGS. 1(a) and 1(b), after a via-hole 5 is formed by exposure and development in lithography or by laser-drilling, a bottom portion of the via-hole 5 is subjected to resin-etching so as to expose a surface 4A of a lower conductor 4 as shown in FIG. 3(b). The exposed surface 4A of the lower conductor 4 is chemically etched so that the conductor 4 is undercut. As a result, undesired material 5B such as adhered residual resin shown in FIG. 3(b) is completely removed. In etching the conductor 4 at the bottom of the via hole 5, the lower conductor 4 is preferably etched in an amount of 5-30% of the thickness of the lower conductor 4 to form a depression or recess 6A at a via hole bottom 5C as shown in FIG. 3(b), thereby reliably establishing electrical continuity between the lower conductor 4 and the upper conductor 8 by means of a via-hole conductor 7 as shown in FIG. 3(c).
    • 具有通孔结构的多层布线基板及其制造方法。 参见图 如图1(a)和(b)所示,在通过曝光和显影在光刻或激光钻孔中形成通孔5之后,对通孔5的底部进行树脂蚀刻,以暴露 如图1所示的下导体4的表面4A。 3(b)。 对下导体4的暴露表面4A进行化学蚀刻,使得导体4被切削。 结果,不希望的材料5B,如图1所示的残留树脂。 3(b)被完全去除。 在对通孔5的底部的导体4进行蚀刻时,下导体4优选以下导体4的厚度的5-30%的量蚀刻,以在通孔底部5C形成凹部或凹部6A 如图1所示。 如图3(b)所示,从而通过通孔导体7可靠地建立下导体4和上导体8之间的电连续性,如图3(b)所示。 图3(c)。