会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • SYNCHRONOUS READ CHANNEL
    • 同步读通道
    • US20080285549A1
    • 2008-11-20
    • US12126188
    • 2008-05-23
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • H04L12/50
    • G11B20/10055G11B5/012G11B5/09G11B20/10G11B20/10009G11B20/1258G11B20/1403G11B20/1426G11B20/18G11B27/3027G11B2020/1476H03M13/31
    • A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery. Various embodiments, including an embodiment incorporating the analog functions as well as the primary digital functions of the read channel in a single integrated circuit, and preferred embodiments utilizing a reduced complexity, programmable modified Viterbi detector supporting a broad class of partial response channels are disclosed.
    • 公开了具有提供数字增益控制,定时恢复,均衡,数字峰值检测,序列检测,RLL(1,7)编码和解码,容错同步和信道质量测量的单芯片集成电路数字部分的同步读通道 。 集成电路既适用于中心采样和侧采样,又具有各种脉冲整形和恢复参数的高度可编程性,以及使用序列检测或数字峰值检测提供解码数据的能力。 这些特征以及容错同步标记检测以及当同步标记被消除时恢复数据的能力允许各种各样的重试和恢复策略以最大化数据恢复的可能性。 公开了包括在单个集成电路中并入模拟功能以及读取通道的主要数字功能的实施例的各种实施例,以及利用支持大类部分响应通道的降低复杂度的可编程修改维特比检测器的优选实施例。
    • 4. 发明授权
    • Synchronous read channel
    • 同步读通道
    • US07957370B2
    • 2011-06-07
    • US12126188
    • 2008-05-23
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • H04L12/50
    • G11B20/10055G11B5/012G11B5/09G11B20/10G11B20/10009G11B20/1258G11B20/1403G11B20/1426G11B20/18G11B27/3027G11B2020/1476H03M13/31
    • A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery. Various embodiments, including an embodiment incorporating the analog functions as well as the primary digital functions of the read channel in a single integrated circuit, and preferred embodiments utilizing a reduced complexity, programmable modified Viterbi detector supporting a broad class of partial response channels are disclosed.
    • 公开了具有提供数字增益控制,定时恢复,均衡,数字峰值检测,序列检测,RLL(1,7)编码和解码,容错同步和信道质量测量的单芯片集成电路数字部分的同步读通道 。 集成电路既适用于中心采样和侧采样,又具有各种脉冲整形和恢复参数的高度可编程性,以及使用序列检测或数字峰值检测提供解码数据的能力。 这些特征以及容错同步标记检测以及当同步标记被消除时恢复数据的能力允许各种各样的重试和恢复策略以最大化数据恢复的可能性。 公开了包括在单个集成电路中并入模拟功能以及读取通道的主要数字功能的实施例的各种实施例,以及利用支持大类部分响应通道的降低复杂度的可编程修改维特比检测器的优选实施例。
    • 7. 发明授权
    • Synchronous read channel
    • 同步读通道
    • US07379452B2
    • 2008-05-27
    • US10028871
    • 2001-12-21
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • Richard T. BehrensKent D. AndersonAlan J. ArmstrongTrent DudleyBill R. FolandNeal GloverLarry D. King
    • H04L12/50
    • G11B20/10055G11B5/012G11B5/09G11B20/10G11B20/10009G11B20/1258G11B20/1403G11B20/1426G11B20/18G11B27/3027G11B2020/1476H03M13/31
    • A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(l,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, error-tolerant sync mark detection, and the ability to recover data when the sync mark is obliterated allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery. Various embodiments, including an embodiment incorporating analog as well as digital functions of the read channel in a single integrated circuit, and embodiments utilizing a reduced complexity, programmable modified Viterbi detector supporting a broad class of partial response channels are disclosed.
    • 公开了具有提供数字增益控制,定时恢复,均衡,数字峰值检测,序列检测,RLL(1,7)编码和解码,容错同步和信道质量测量的单芯片集成电路数字部分的同步读通道 。 集成电路既适用于中心采样和侧采样,又具有各种脉冲整形和恢复参数的高度可编程性,以及使用序列检测或数字峰值检测提供解码数据的能力。 这些特性,容错同步标记检测以及当同步标记被消除时恢复数据的能力允许各种各样的重试和恢复策略来最大限度地提高数据恢复的可能性。 公开了包括在单个集成电路中并入模拟量以及读取通道的数字功能的实施例的各种实施例,以及利用支持大类部分响应通道的降低复杂性的可编程修改维特比检测器的实施例。
    • 10. 发明授权
    • Synchronous read channel employing a data randomizer
    • 采用数据随机化器的同步读通道
    • US5844509A
    • 1998-12-01
    • US820926
    • 1997-03-19
    • Richard T. BehrensTrent DudleyNeal Glover
    • Richard T. BehrensTrent DudleyNeal Glover
    • G11B5/012G11B5/09G11B20/10G11B20/12G11B20/14G11B20/18G11B27/30H03M13/31H03M7/46
    • G11B20/10055G11B20/10G11B20/10009G11B20/1403G11B20/1426G11B20/18G11B27/3027G11B5/012G11B5/09H03M13/31G11B20/1258G11B2020/1476
    • A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. The read channel employs a Data Randomizer which processes unencoded user data to insure that the channel bit patterns with worst-case pattern sensitivity occur no more frequently than would be expected from random user data. The Data Randomizer employs two linear feedback shift registers: one generates a 63-bit sequence which is EXLUSIVE-OR-ed against the MSB of each pair of data bits, the other generates a 127-bit sequence which is EXCLUSIVE-OR-ed against the LSB of each pair of data bits. The Data Randomizer does not affect error propagation. When the Data Randomizer is enabled, the probability of encountering any specific pattern of length n channel bits at a randomly selected location within encoded data is approximately 1/2.sup.n.
    • 公开了一种同步读通道,其从位于磁盘介质上的磁读头读取模拟读信号,根据所需的部分响应对采样值进行滤波,从滤波后的采样值中提取定时信息,并检测估计数据序列 使用离散时间序列检测器从滤波后的样本值。 读通道采用数据随机化器,其处理未编码的用户数据,以确保具有最坏情况模式灵敏度的信道位模式不会比从随机用户数据预期的更频繁地发生。 数据随机化器采用两个线性反馈移位寄存器:一个产生一个63位的序列,它与每对数据位的MSB相对而言是EXLUSIVE-OR-,另一个产生一个127位的序列,它是独占 每对数据位的LSB。 Data Randomizer不影响错误传播。 当启用数据随机器时,在编码数据内随机选择的位置遇到长度为n个通道位的任何特定模式的概率大约为+ E,fra 1/2 + EE n。