会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor device with horizontal MOSFET and Schottky barrier diode provided on single substrate
    • 在单个基板上提供具有水平MOSFET和肖特基势垒二极管的半导体器件
    • US07432579B2
    • 2008-10-07
    • US10959201
    • 2004-10-07
    • Tomoko MatsudaiKazutoshi NakamuraAkio Nakagawa
    • Tomoko MatsudaiKazutoshi NakamuraAkio Nakagawa
    • H01L29/47H01L29/872
    • H01L27/0727
    • A MOS field-effect transistor includes a semiconductor substrate of a first-conductivity type, a semiconductor layer of the first-conductivity type, a source region of a second-conductivity type, a first drain region of the second-conductivity type, a resurf layer of the second-conductivity type provided in the surface of the semiconductor layer between the source region and the first drain region in contact with the first drain region, and having a lower impurity concentration than the first drain region, a gate insulation film, and a gate electrode provided on the gate insulation film between the source region and resurf layer. A Schottky barrier diode includes a second drain region of the second-conductivity type provided in the surface of the semiconductor layer separate from the first drain region in a direction away from the gate electrode, and a Schottky electrode provided on the semiconductor layer between the first and second drain regions.
    • MOS场效应晶体管包括第一导电类型的半导体衬底,第一导电类型的半导体层,第二导电类型的源极区域,第二导电类型的第一漏极区域,第二导电类型的半导体层, 所述第二导电型层设置在与所述第一漏极区域接触的所述源极区域和所述第一漏极区域之间的所述半导体层的表面中,并且具有比所述第一漏极区域低的杂质浓度,栅极绝缘膜和 栅电极,设置在源极区域和复合层之间的栅极绝缘膜上。 肖特基势垒二极管包括设置在半导体层的表面上的第二导电类型的第二漏极区域,该第二漏极区域在远离栅极电极的方向上与第一漏极区域分开,以及肖特基电极,设置在第一 和第二漏区。
    • 2. 发明授权
    • Semiconductor device
    • 半导体器件
    • US06914294B2
    • 2005-07-05
    • US10438069
    • 2003-05-15
    • Kazutoshi NakamuraTomoko MatsudaiYusuke KawaguchiAkio Nakagawa
    • Kazutoshi NakamuraTomoko MatsudaiYusuke KawaguchiAkio Nakagawa
    • H01L21/8234H01L27/088H01L29/08H01L29/10H01L29/78H01L31/113
    • H01L29/7835H01L29/0847H01L29/1083H01L29/7801
    • A semiconductor device comprises a semiconductor substrate having a main surface; a semiconductor layer of a first conduction type provided on the main surface of said semiconductor substrate; a first buried layer of the first conduction type provided between said semiconductor layer and said semiconductor substrate; a first connection region of the first conduction type provided around said first buried layer, said first connection region extending from the surface of said semiconductor layer to said first buried layer; a switching element provided in the surface region of said semiconductor layer on said first buried layer; and a low breakdown-voltage element provided in a surface region of said semiconductor layer, said low breakdown-voltage element being closer to said first connection region than said switching element and having lower breakdown voltage than that of said switching element.
    • 半导体器件包括具有主表面的半导体衬底; 设置在所述半导体衬底的主表面上的第一导电类型的半导体层; 设置在所述半导体层和所述半导体衬底之间的第一导电类型的第一掩埋层; 所述第一导电类型的第一连接区域设置在所述第一掩埋层周围,所述第一连接区域从所述半导体层的表面延伸到所述第一掩埋层; 设置在所述第一掩埋层的所述半导体层的表面区域中的开关元件; 以及设置在所述半导体层的表面区域中的低击穿电压元件,所述低击穿电压元件比所述开关元件更靠近所述第一连接区域,并且具有比所述开关元件的击穿电压低的击穿电压。
    • 5. 发明申请
    • Semiconductor device with horizontal MOSFET and schottky barrier diode provided on single substrate
    • 在单个衬底上提供具有水平MOSFET和肖特基势垒二极管的半导体器件
    • US20050098845A1
    • 2005-05-12
    • US10959201
    • 2004-10-07
    • Tomoko MatsudaiKazutoshi NakamuraAkio Nakagawa
    • Tomoko MatsudaiKazutoshi NakamuraAkio Nakagawa
    • H01L29/872H01L21/8234H01L27/06H01L27/07H01L29/47H01L29/76
    • H01L27/0727
    • A MOS field-effect transistor includes a semiconductor substrate of a first-conductivity type, a semiconductor layer of the first-conductivity type, a source region of a second-conductivity type, a first drain region of the second-conductivity type, a resurf layer of the second-conductivity type provided in the surface of the semiconductor layer between the source region and the first drain region in contact with the first drain region, and having a lower impurity concentration than the first drain region, a gate insulation film, and a gate electrode provided on the gate insulation film between the source region and resurf layer. A Schottky barrier diode includes a second drain region of the second-conductivity type provided in the surface of the semiconductor layer separate from the first drain region in a direction away from the gate electrode, and a Schottky electrode provided on the semiconductor layer between the first and second drain regions.
    • MOS场效应晶体管包括第一导电类型的半导体衬底,第一导电类型的半导体层,第二导电类型的源极区域,第二导电类型的第一漏极区域,第二导电类型的半导体层, 所述第二导电型层设置在与所述第一漏极区域接触的所述源极区域和所述第一漏极区域之间的所述半导体层的表面中,并且具有比所述第一漏极区域低的杂质浓度,栅极绝缘膜和 栅电极,设置在源极区域和复合层之间的栅极绝缘膜上。 肖特基势垒二极管包括设置在半导体层的表面上的第二导电类型的第二漏极区域,该第二漏极区域在远离栅极电极的方向上与第一漏极区域分开,以及肖特基电极,设置在第一 和第二漏区。
    • 6. 发明授权
    • Semiconductor device
    • 半导体器件
    • US06563193B1
    • 2003-05-13
    • US09670548
    • 2000-09-27
    • Yusuke KawaguchiKazutoshi NakamuraTomoko MatsudaiHirofumi NaganoAkio Nakagawa
    • Yusuke KawaguchiKazutoshi NakamuraTomoko MatsudaiHirofumi NaganoAkio Nakagawa
    • H01L27082
    • H01L29/7317H01L21/76286H01L21/763H01L29/735
    • A semiconductor device comprises a substrate the surface of which is formed of an insulation region, a high resistance active layer of a first conductivity type formed on the substrate, a first semiconductor region of the first conductivity type having an impurity concentration higher than that of the active layer and selectively formed on a surface of the active layer, an emitter region of the second conductivity type selectively formed on a surface of the semiconductor region, a collector region of the second conductivity type selectively formed on a surface of the active layer, and a base contact region of the first conductivity type selectively formed on a surface of the active layer in separation from the emitter region and the collector region, respectively. When an inversion layer is formed at an interface between the insulation region and the active layer due to the voltage of the substrate, the semiconductor region suppresses an emitter current flowing via the inversion layer thereby allowing the emitter current to flow on the surface side of the active layer.
    • 半导体器件包括其表面由绝缘区域形成的衬底,形成在衬底上的第一导电类型的高电阻有源层,第一导电类型的第一半导体区域的杂质浓度高于 有源层,并且选择性地形成在有源层的表面上,选择性地形成在半导体区域的表面上的第二导电类型的发射极区域,选择性地形成在有源层的表面上的第二导电类型的集电极区域,以及 分别在与发射极区域和集电极区域分离的有源层的表面上分别形成有第一导电类型的基极接触区域。 当由于衬底的电压而在绝缘区域和有源层之间的界面处形成反型层时,半导体区域抑制通过反转层流动的发射极电流,从而允许发射极电流在 活动层