会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Method and apparatus for an active negative-capacitor circuit to cancel the input capacitance of comparators
    • 用于消除比较器的输入电容的有源负电容电路的方法和装置
    • US09264056B2
    • 2016-02-16
    • US14672214
    • 2015-03-29
    • Tensorcom, Inc.
    • Dai Dai
    • H03M1/12H03M1/00H03K5/24H03M1/08H03M1/18H03H11/48
    • H03K5/2481H03H11/481H03M1/002H03M1/0836H03M1/0845H03M1/183
    • The differential output of a Programmable Gain Amplifier (PGA) is loaded by the input differential gate capacitance of a plurality of Analog to Digital convertors (ADC) comparators and the differential metal layer traces to interconnect these comparators to the PGA. The differential capacitive load presented to the PGA is quite large and reduces the bandwidth of this interconnect between the PGA and ADC. To overcome the performance degradation due to the differential capacitive load, an active negative-capacitor circuit cancels the effect of the large input capacitance of the ADC comparators. This cancelation extends the gain characteristics of the interconnect between the PGA's output and the inputs of the first stage of the comparators. The active negative-capacitance is comprised of a cross pair NMOS with a capacitor connecting their sources where each NMOS is biased by a current source.
    • 可编程增益放大器(PGA)的差分输出由多个模数转换器(ADC)比较器的输入差分栅极电容和差分金属层迹线加载,以将这些比较器与PGA互连。 提供给PGA的差分电容性负载相当大,并降低了PGA和ADC之间的这种互连的带宽。 为了克服由于差分电容性负载引起的性能下降,有源负电容电路消除了ADC比较器的大输入电容的影响。 该取消扩展了PGA输出与比较器的第一级的输入之间的互连的增益特性。 有源负电容由交叉对NMOS组成,其中电容器连接其源极,其中每个NMOS由电流源偏置。
    • 6. 发明申请
    • Method and Apparatus for an Active Negative-Capacitor Circuit to Cancel the Input Capacitance of Comparators
    • 用于消除比较器的输入电容的有源负电容电路的方法和装置
    • US20140062621A1
    • 2014-03-06
    • US13602216
    • 2012-09-03
    • Dai Dai
    • Dai Dai
    • H03H11/44
    • H03K5/2481H03H11/481H03M1/002H03M1/0836H03M1/0845H03M1/183
    • The differential output of a Programmable Gain Amplifier (PGA) is loaded by the input differential gate capacitance of a plurality of Analog to Digital converters (ADC) comparators and the differential metal layer traces to interconnect these comparators to the PGA. The differential capacitive load presented to the PGA is quite large and reduces the bandwidth of this interconnect between the PGA and ADC. To overcome the performance degradation due to the differential capacitive load, an active negative-capacitor circuit cancels the effect of the large input capacitance of the ADC comparators. This cancellation extends the gain characteristics of the interconnect between the PGA's output and the inputs of the first stage of the comparators. The active negative-capacitance is comprised of a cross pair NMOS with a capacitor connecting their sources where each NMOS is biased by a current source.
    • 可编程增益放大器(PGA)的差分输出由多个模数转换器(ADC)比较器的输入差分栅极电容和差分金属层迹线加载,以将这些比较器与PGA互连。 提供给PGA的差分电容性负载相当大,并降低了PGA和ADC之间的这种互连的带宽。 为了克服由于差分电容性负载引起的性能下降,有源负电容电路消除了ADC比较器的大输入电容的影响。 这种消除延长了PGA输出与比较器的第一级的输入之间的互连的增益特性。 有源负电容由交叉对NMOS组成,其中电容器连接其源极,其中每个NMOS由电流源偏置。
    • 8. 发明申请
    • NEGATIVE CAPACITY CIRCUIT FOR HIGH FREQUENCIES APPLICATIONS
    • 用于高频应用的负载能力电路
    • US20080088390A1
    • 2008-04-17
    • US11840140
    • 2007-08-16
    • Andreia CathelinStephane RazafimandimbyCyrille Tilhac
    • Andreia CathelinStephane RazafimandimbyCyrille Tilhac
    • H03H9/00
    • H03B5/326H03B5/366H03H11/481
    • A negative capacity circuit comprising: a first branch connected between a first reference voltage and a second voltage reference, said first branch comprising, in series, a first biasing resistor, a first diode, a collector-emitter junction of a first bipolar transistor and a first current source; a second branch connected between said first reference voltage (Vdd) and said second reference voltage, said second branch comprising, in series, a second biasing resistor, a second diode, a collector-emitter junction of a second bipolar transistor and a second current source, said first transistor having a base terminal which is coupled to the collector terminal of said second transistor and to one input, and said second transistor having a base terminal which is coupled to the collector terminal of said first transistor and to another input; a capacitor connected between the emitter terminal of said first bipolar transistor and the emitter terminal of said second bipolar transistor; a linearization resistor which is coupled in parallel between the two emitter terminals of said first and said second bipolar transistors.
    • 一种负容量电路,包括:连接在第一参考电压和第二参考电压之间的第一分支,所述第一分支串联包括第一偏压电阻器,第一二极管,第一双极晶体管的集电极 - 发射极结和 第一电流源; 连接在所述第一参考电压(Vdd)和所述第二参考电压之间的第二分支,所述第二分支串联包括第二偏置电阻器,第二二极管,第二双极晶体管的集电极 - 发射极结和第二电流源 所述第一晶体管具有耦合到所述第二晶体管的集电极端子的基极端子和一个输入端,所述第二晶体管具有耦合到所述第一晶体管的集电极端子和另一输入端的基极端子; 连接在所述第一双极晶体管的发射极端子和所述第二双极晶体管的发射极端子之间的电容器; 线性化电阻器并联在所述第一和所述第二双极晶体管的两个发射极端子之间。