专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US08138845B1 Method and apparatus for auto-frequency calibration for multi-band VCO 有权
标题翻译：用于多频带VCO的自动频率校准的方法和装置
公开(公告)号：US08138845B1
公开(公告)日：2012-03-20
申请号：US12561039
申请日：2009-09-16
申请人： Yu Zhang , Liang Zhang , Yong Wang , Xin Liu
发明人： Yu Zhang , Liang Zhang , Yong Wang , Xin Liu
IPC分类号： H03B5/12
CPC分类号： H03B5/1228 , H03B5/1215 , H03B5/1253 , H03B5/1265 , H03B2200/0048 , H03B2200/005 , H03J2200/10
摘要： A method and apparatus for auto-frequency calibration for multi-band VCO have been disclosed where a VCO is first adjusted to a major frequency band and then adjusted to a sub-band within the major frequency band.
摘要翻译：已经公开了一种用于多频带VCO的自动频率校准的方法和装置，其中VCO首先被调整到主频带，然后调整到主频带内的子频带。

72. 发明授权

US08102632B2 Electrostatic discharge power clamp trigger circuit using low stress voltage devices 有权
标题翻译：静电放电电源钳位触发电路采用低应力电压器件
公开(公告)号：US08102632B2
公开(公告)日：2012-01-24
申请号：US12406684
申请日：2009-03-18
申请人： Yikai Liang , Arvind Bomdica , Samudyatha Suryanarayana , Gayatri Gopalan , Min Xu , Xin Liu , Ming-Ju Edward Lee
发明人： Yikai Liang , Arvind Bomdica , Samudyatha Suryanarayana , Gayatri Gopalan , Min Xu , Xin Liu , Ming-Ju Edward Lee
IPC分类号： H02H9/00 , H01C7/12 , H02H1/00 , H02H1/04 , H02H3/22 , H02H9/06
CPC分类号： H03K19/00315
摘要： Embodiments of an IC protection circuit that protects low voltage supply transistors and circuits within the IC from excessive power supply levels and ESD events are described. A protection circuit situated between the IO pins of the IC and the internal circuitry of the IC includes a voltage drop network and a plurality of shunt circuits to protect the IC against excessive supply voltages and ESD voltages. Each shunt circuit includes an RC trigger stage and an NMOS shunt stage that are made using low-voltage devices. A protection circuit of the embodiments includes a high voltage IO pin interface, a voltage drop network coupled to the IO pin and comprising a plurality of forward-biased diodes connected in series to drop a high voltage on the IO pin to a low voltage level, an NMOS shunt transistor coupled between the voltage drop network and a ground terminal, and a trigger circuit coupled to the NMOS shunt transistor to activate the shunt transistor when a sensed input voltage rise time is shorter than a defined supply voltage rise time.
摘要翻译：描述了保护IC内的低压电源晶体管和电路免受过多电源电平和ESD事件的IC保护电路的实施例。位于IC的IO引脚和IC内部电路之间的保护电路包括一个压降网络和多个分流电路，以保护IC免受过多的电源电压和ESD电压的影响。每个并联电路包括使用低电压器件制造的RC触发级和NMOS分流级。实施例的保护电路包括高电压IO引脚接口，耦合到IO引脚的电压降网络，并且包括串联连接的多个正向偏置二极管以将IO引脚上的高电压降低到低电压电平，耦合在所述电压降网络和接地端子之间的NMOS分流晶体管，以及耦合到所述NMOS分流晶体管的触发电路，以在感测到的输入电压上升时间短于限定的电源电压上升时间时激活所述并联晶体管。

73. 发明申请

US20110188426A1 METHOD FOR ENTERING AN IDLE MODE 有权
标题翻译：进入空闲模式的方法
公开(公告)号：US20110188426A1
公开(公告)日：2011-08-04
申请号：US13054897
申请日：2008-12-19
申请人： Jianquan Song , Xin Liu , Li Chu , Hongyun Qu , Ling Xu
发明人： Jianquan Song , Xin Liu , Li Chu , Hongyun Qu , Ling Xu
IPC分类号： H04W52/02
CPC分类号： H04W12/06 , H04W60/00 , H04W68/00 , H04W76/27
摘要： A method for entering an idle mode, which is used in a Worldwide Interoperability for Microwave Access system, comprising: during the procedure of a terminal enter to idle mode from active mode, an paging agent of the terminal sending mobility restriction parameters of the terminal to a mobility restriction parameter storage network element; the mobility restriction parameter storage network element saving the mobility restriction parameters; the mobility restriction parameter storage network element being an anchor paging controller, or an anchor authenticator, or a function entity including a function of the anchor paging controller and a function of the anchor authenticator. to save the mobility restriction parameters of a terminal when the terminal enters an idle mode may be achieved by using the method of the present invention, so that a mobility restriction judgment is performed to the terminal in the subsequent process procedure, and the problem of erroneously allowing the terminal to quit from the idle mode and enter an active mode or to update its location when the terminal is in the non-authorized regions can be avoided.
摘要翻译：一种在全球互通微波接入系统中使用的进入空闲模式的方法，包括：在终端进入空闲模式的过程中，终端的寻呼机发送终端的移动性限制参数，移动性限制参数存储网元; 移动限制参数存储网元保存移动性限制参数; 移动性限制参数存储网元作为主寻呼控制器，或锚定认证器，或者包括锚寻呼控制器的功能的功能实体和锚定认证器的功能。当终端进入空闲模式时，为了节省终端的移动性限制参数，可以通过使用本发明的方法来实现，从而在随后的处理过程中对终端执行移动性限制判断，并且存在错误的问题允许终端从空闲模式退出并进入活动模式或者当终端在非授权区域时可以更新其位置。

74. 发明申请

US20100246739A1 METHOD FOR MEASURING PHASE LOCKED LOOP BANDWIDTH PARAMETERS FOR HIGH-SPEED SERIAL LINKS 有权
标题翻译：用于测量高速串行链路的相位锁定环带宽度参数的方法
公开(公告)号：US20100246739A1
公开(公告)日：2010-09-30
申请号：US12410413
申请日：2009-03-24
申请人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
发明人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
IPC分类号： H04L7/00
CPC分类号： H03L7/08 , H04L7/033
摘要： A method for measuring a phase locked loop bandwidth parameter for a high-speed serial link includes the steps of initiating a jitter frequency of a clock input of a phase locked loop equal to a reference frequency with a frequency generator, determining a reference jitter amplitude value of a clock output of the phase locked loop with a waveform analyzer at the reference frequency, the reference jitter amplitude value being a function of a time interval error jitter trend of the clock output at the reference frequency; and adjusting the jitter frequency of the clock input with the frequency generator until an adjusted jitter amplitude value of the clock output reaches a goal value as determined by the waveform analyzer, the adjusted jitter amplitude being a function of a time interval error trend of the clock output at the adjusted frequency.
摘要翻译：一种用于测量高速串行链路的锁相环带宽参数的方法包括以下步骤：利用频率发生器启动等于参考频率的锁相环的时钟输入的抖动频率，确定参考抖动振幅值基准频率下的波形分析器的锁相环的时钟输出，参考抖动幅度值是参考频率时钟输出的时间间隔误差抖动趋势的函数; 并且通过频率发生器调整时钟输入的抖动频率，直到时钟输出的经调整的抖动幅度值达到由波形分析器确定的目标值，调整后的抖动幅度是时钟的时间间隔误差趋势的函数以调整频率输出。

75. 发明授权

US07805248B2 System and method for water breakthrough detection and intervention in a production well 有权
标题翻译：水井突破检测和生产井干预的系统和方法
公开(公告)号：US07805248B2
公开(公告)日：2010-09-28
申请号：US11737478
申请日：2007-04-19
申请人： Brian L. Thigpen , Guy P. Vachon , Garabed Yeriazarian , Jaedong Lee , Chee M. Chok , Clark Sann , Xin Liu
发明人： Brian L. Thigpen , Guy P. Vachon , Garabed Yeriazarian , Jaedong Lee , Chee M. Chok , Clark Sann , Xin Liu
IPC分类号： G01V1/40
CPC分类号： E21B43/32 , E21B47/10
摘要： A system and method is provided for estimating an occurrence of a water breakthrough in a production well that includes estimating, at least periodically, a measure of water in the fluid produced from one or more production zones and estimating the occurrence of the water breakthrough utilizing at least in part a trend of the estimated measures of the produced fluid. A controller determines one or more actions to be taken to mitigate an effect of the water breakthrough and may automatically initiate one or more such actions.
摘要翻译：提供了一种用于估计生产井中的水突破的发生的系统和方法，其包括至少周期性地估计从一个或多个生产区产生的流体中的水的量度，并且利用至少部分是产生流体的估计措施的趋势。控制器确定要采取的一个或多个动作以减轻水突破的影响，并且可以自动启动一个或多个这样的动作。

76. 发明申请

US20100238598A1 Electrostatic Discharge Power Clamp Trigger Circuit Using Low Stress Voltage Devices 有权
标题翻译：使用低应力电压器件的静电放电电源钳位触发电路
公开(公告)号：US20100238598A1
公开(公告)日：2010-09-23
申请号：US12406684
申请日：2009-03-18
申请人： Yikai Liang , Arvind Bomdica , Samudyatha Suryanarayana , Gayatri Gopalan , Min Xu , Xin Liu , Ming-Ju Edward Lee
发明人： Yikai Liang , Arvind Bomdica , Samudyatha Suryanarayana , Gayatri Gopalan , Min Xu , Xin Liu , Ming-Ju Edward Lee
IPC分类号： H02H9/04 , G06F17/00
CPC分类号： H03K19/00315
摘要： Embodiments of an IC protection circuit that protects low voltage supply transistors and circuits within the IC from excessive power supply levels and ESD events are described. A protection circuit situated between the IO pins of the IC and the internal circuitry of the IC includes a voltage drop network and a plurality of shunt circuits to protect the IC against excessive supply voltages and ESD voltages. Each shunt circuit includes an RC trigger stage and an NMOS shunt stage that are made using low-voltage devices. A protection circuit of the embodiments includes a high voltage IO pin interface, a voltage drop network coupled to the IO pin and comprising a plurality of forward-biased diodes connected in series to drop a high voltage on the IO pin to a low voltage level, an NMOS shunt transistor coupled between the voltage drop network and a ground terminal, and a trigger circuit coupled to the NMOS shunt transistor to activate the shunt transistor when a sensed input voltage rise time is shorter than a defined supply voltage rise time.
摘要翻译：描述了保护IC内的低压电源晶体管和电路免受过多电源电平和ESD事件的IC保护电路的实施例。位于IC的IO引脚和IC内部电路之间的保护电路包括一个压降网络和多个分流电路，以保护IC免受过多的电源电压和ESD电压的影响。每个并联电路包括使用低电压器件制造的RC触发级和NMOS分流级。实施例的保护电路包括高电压IO引脚接口，耦合到IO引脚的电压降网络，并且包括串联连接的多个正向偏置二极管以将IO引脚上的高电压降低到低电压电平，耦合在所述电压降网络和接地端子之间的NMOS分流晶体管，以及耦合到所述NMOS分流晶体管的触发电路，以在感测到的输入电压上升时间短于限定的电源电压上升时间时激活所述并联晶体管。

77. 发明授权

US07692499B2 Digitally compensated highly stable holdover clock generation techniques using adaptive filtering 有权
标题翻译：使用自适应滤波的数字补偿高度稳定的保持时钟生成技术
公开(公告)号：US07692499B2
公开(公告)日：2010-04-06
申请号：US12006368
申请日：2007-12-31
申请人： Xin Liu , Liang Zhang , Yong Wang
发明人： Xin Liu , Liang Zhang , Yong Wang
IPC分类号： H03L7/093 , H03L7/087 , H03L1/00
CPC分类号： H03L7/093 , H03L1/02 , H03L7/099 , H03L7/0996 , H03L7/235
摘要： A system and method for generating a highly stable holdover clock utilizing an integrated circuit and an external OCXO is presented. The integrated circuit comprises an input reference clock receiver, a phase and frequency detector that generates an error signal between the input reference clock signal and a feedback clock signal, a data storage block that stores model parameters to predict frequency variations of the OCXO, an adaptive filtering module that includes a digital loop filter and algorithms for updating the model parameters and predicting frequency variations based on the model, a switch that enables the system to operate in normal or holdover mode, a digitally controlled oscillator, and a feedback divider.
摘要翻译：提出了利用集成电路和外部OCXO产生高度稳定的保持时钟的系统和方法。集成电路包括输入参考时钟接收器，相位和频率检测器，其在输入参考时钟信号和反馈时钟信号之间产生误差信号，存储模型参数以预测OCXO的频率变化的数据存储块，适应性滤波模块，其包括数字环路滤波器和用于更新模型参数并且基于该模型预测频率变化的算法，使得系统能够在正常或保持模式下操作的开关，数字控制振荡器和反馈分频器的开关。

78. 发明申请

US20090310916A1 Ruggedized Fiber Optic Connector Assembly 有权
标题翻译：坚固的光纤连接器组件
公开(公告)号：US20090310916A1
公开(公告)日：2009-12-17
申请号：US12534796
申请日：2009-08-03
申请人： James P. Luther , Thomas Theuerkorn , Xin Liu
发明人： James P. Luther , Thomas Theuerkorn , Xin Liu
IPC分类号： G02B6/38 , G02B6/00
CPC分类号： G02B6/3869 , G02B6/3887
摘要： A ruggedized fiber optic connector assembly includes a substantially hollow plug housing; and a glue body disposed within the substantially hollow plug housing; wherein the glue body includes a first portion that is configured to engage and retain an optical cable comprising an optical fiber and one or more strength members; wherein the glue body includes a second portion that is configured to engage and retain a connector sub-assembly comprising an optical ferrule; wherein the second portion of the glue body includes a pair of opposed snap hooks that are configured to engage a corresponding pair of opposed recesses of the connector sub-assembly; and wherein the optical fiber and the optical ferrule are optically coupled.
摘要翻译：坚固的光纤连接器组件包括基本上中空的插头壳体; 以及设置在所述基本上中空的插头壳体内的胶体; 其中所述胶体包括构造成接合并保持包括光纤和一个或多个强度构件的光缆的第一部分; 其中所述胶体包括第二部分，所述第二部分构造成接合并保持包括光学套圈的连接器子组件; 其中所述胶体的第二部分包括一对相对的卡钩，其构造成与所述连接器子组件的相应的一对相对的凹部接合; 并且其中所述光纤和所述光学套圈是光耦合的。

79. 发明申请

US20090257717A1 Fiber optic connector assembly and method for venting gas inside a fiber optic connector sub-assembly 有权
标题翻译：光纤连接器组件和用于在光纤连接器子组件内排放气体的方法
公开(公告)号：US20090257717A1
公开(公告)日：2009-10-15
申请号：US12082558
申请日：2008-04-11
申请人： Xin Liu , Darrin M. Miller , Joel C. Rosson
发明人： Xin Liu , Darrin M. Miller , Joel C. Rosson
IPC分类号： G02B6/38 , C03B37/028 , G02B6/00
CPC分类号： G02B6/3833 , G02B6/3816 , G02B6/3887 , G02B6/3889
摘要： A fiber optic connector assembly and method for venting gas inside in a fiber optic connector sub-assembly. The fiber optic connector assembly includes a connector sub-assembly including a ferrule and a ferrule holder having a passage extending therethrough. A stiffener tube having a tube body disposed about a portion of at least one optical fiber supports insertion of the optical fiber into the ferrule holder passage. The stiffener tube contains at least one opening in its tube body configured to vent gas trapped inside the stiffener tube during assembly. In this manner, the trapped gas does not form a gas pocket in the bonding agent, which could compromise bonding among the optical fiber, stiffener tube, and connector sub-assembly.
摘要翻译：一种用于在光纤连接器子组件内排放气体的光纤连接器组件和方法。光纤连接器组件包括连接器子组件，其包括套圈和具有延伸通过其的通道的套圈保持器。具有围绕至少一个光纤的一部分设置的管体的加强管支撑将光纤插入到套圈保持器通道中。加强管在其管体中包含至少一个开口，其构造成在组装期间排出被困在加强管内部的气体。以这种方式，捕获的气体不会在粘合剂中形成气袋，这可能损害光纤，加强管和连接器子组件之间的粘合。

80. 发明申请

US20090208084A1 SYSTEM AND METHOD FOR QUANTITATIVE IMAGING OF CHEMICAL COMPOSITION TO DECOMPOSE MORE THAN TWO MATERIALS 有权
标题翻译：用于量化成像化学成分的系统和方法，用于分解多于两种材料
公开(公告)号：US20090208084A1
公开(公告)日：2009-08-20
申请号：US12371425
申请日：2009-02-13
申请人： Xin Liu , Lifeng Yu , Cynthia H. McCollough
发明人： Xin Liu , Lifeng Yu , Cynthia H. McCollough
IPC分类号： G06K9/00
CPC分类号： G01N23/046 , A61B6/032 , A61B6/4014 , A61B6/4241 , A61B6/482 , G01N2223/419 , G01N2223/423
摘要： A system and method for decomposing more than two materials in an imaging object includes performing a CT imaging acquisition of a portion of an imaging object using at least two energy levels to acquire imaging data associated with each of the at least two energy levels. A total mass attenuation of the imaging data is expressed as a weighted sum of constituent element mass attenuation coefficients and an effective atomic number and density of the constituent elements in the portion of the imaging object is determined by one of a number of methods. Accordingly, concentration of the constituent elements in imaged object is determined by solve the expression using known material attenuation coefficients and the measured CT data.
摘要翻译：用于在成像对象中分解两种以上材料的系统和方法包括使用至少两个能级来执行对成像对象的一部分的CT成像采集，以获取与所述至少两个能级中的每一个相关联的成像数据。成像数据的总质量衰减表示为构成元素质量衰减系数的加权和，并且成像对象的该部分中的组成元素的有效原子数和密度由多种方法之一确定。因此，通过使用已知材料衰减系数和测量的CT数据求解表达式来确定成像对象中的组成元素的浓度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式