专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08203373B2 Apparatus and method for efficient level shift 有权
标题翻译：用于高效电平转换的装置和方法
公开(公告)号：US08203373B2
公开(公告)日：2012-06-19
申请号：US13198339
申请日：2011-08-04
申请人： Stefan Herzer , Ferdinand Stettner , Bernhard Wicht
发明人： Stefan Herzer , Ferdinand Stettner , Bernhard Wicht
IPC分类号： H03L5/00
CPC分类号： H03K19/018521
摘要： An apparatus is provided that uses a first level shifter for performing a voltage shift of a low level input signal of a first voltage domain to a high level output signal of a second voltage domain. The first level shifter comprises a storing element in the second voltage domain, an input stage coupled to the storing element for providing a signal state to be stored in the storing element and a feedback loop from an output of the storing element to the input stage for controlling the input stage in response to a transition of a high level output signal of the storing element.
摘要翻译：提供一种装置，其使用第一电平移位器来执行第一电压域的低电平输入信号的电压偏移到第二电压域的高电平输出信号。第一电平移位器包括第二电压域中的存储元件，耦合到存储元件的输入级，用于提供要存储在存储元件中的信号状态，以及从存储元件的输出到输入级的反馈回路，响应于存储元件的高电平输出信号的转变来控制输入级。

2. 发明授权

US07701189B2 Dynamic gate drive voltage adjustment 有权
标题翻译：动态门极驱动电压调节
公开(公告)号：US07701189B2
公开(公告)日：2010-04-20
申请号：US12105121
申请日：2008-04-17
申请人： Dirk Gehrke
发明人： Dirk Gehrke
IPC分类号： G05F1/00
CPC分类号： H02M3/1588 , H02M2001/0019 , H02M2001/0048 , Y02B70/1466 , Y02B70/1491
摘要： A DC-DC buck converter comprises a high-side power FET having a current path connected in series between an input terminal and an inductor connected to an output terminal supplying an output current to a load. The converter further comprises a low-side power FET having a current path connected between a reference terminal and an interconnection node of the high-side power FET with the inductor. The converter has a pulse width modulation controller receiving a feedback signal from the output terminal and providing pulse width modulated signals, and a gate driver circuit that receives the pulse width modulated signals from the pulse width modulation controller and applies pulse width modulated drive signals to the gates of the power FETs. The gate driver circuit supplies the drive signals to the gates of the power FETs at a variable voltage level adjusted in response to at least the output current, minimizing the power dissipation of the gate driver circuit.
摘要翻译： DC-DC降压转换器包括具有串联连接在输入端子和连接到向负载提供输出电流的输出端子的电感器之间的电感器的高边功率FET。该转换器还包括具有连接在具有电感器的高侧功率FET的参考端子和互连节点之间的电流通路的低端功率FET。该转换器具有接收来自输出端子的反馈信号并提供脉冲宽度调制信号的脉冲宽度调制控制器以及从脉冲宽度调制控制器接收脉冲宽度调制信号的栅极驱动器电路，并将脉冲宽度调制驱动信号施加到功率FET的栅极。栅极驱动器电路以至少响应于输出电流调节的可变电压电平将功率FET的栅极提供给功率FET的栅极，从而最小化栅极驱动器电路的功率消耗。

3. 发明授权

US07724046B2 High side/low side driver device for switching electrical loads 有权
标题翻译：用于切换电力负载的高侧/低侧驱动装置
公开(公告)号：US07724046B2
公开(公告)日：2010-05-25
申请号：US11752296
申请日：2007-05-22
申请人： Michael Wendt , Lenz Thoma , Bernhard Wicht
发明人： Michael Wendt , Lenz Thoma , Bernhard Wicht
IPC分类号： H03B1/00
CPC分类号： H03K17/0822 , H03K17/6872
摘要： An integrated circuit device for switching electrical loads that have an inductive component comprises at least one switching channel that includes a power stage with a power MOS transistor and a driver circuit for driving the gate of the power MOS transistor, the switching stage being configurable for use in either of a High Side configuration and a Low Side configuration.
摘要翻译：用于切换具有电感分量的电负载的集成电路装置包括至少一个开关通道，其包括具有功率MOS晶体管的功率级和用于驱动功率MOS晶体管的栅极的驱动电路，所述开关级可配置为使用在高端配置和低端配置中。

4. 发明授权

US07847606B2 High precision power-on-reset circuit with an adjustable trigger level 有权
标题翻译：具有可调触发电平的高精度上电复位电路
公开(公告)号：US07847606B2
公开(公告)日：2010-12-07
申请号：US12413193
申请日：2009-03-27
申请人： Ingo Hehemann , Kwet Chai , Michael Wendt
发明人： Ingo Hehemann , Kwet Chai , Michael Wendt
IPC分类号： H03L7/00
CPC分类号： H03K17/223
摘要： An electronic device comprising circuitry for providing a Power-on-Reset (POR) signal as a function of a supply voltage level of the circuitry. The circuitry comprises a Vbe-cell or a Vgs-cell comprising a first current path including a first transistor and a second current path including a second transistor. Each transistor has a control terminal for controlling a first current in the first current path and a second current in the second current path, wherein a control voltage level is commonly applied to the control terminals of the first and the second transistor. The control voltage level is derived from the current supply voltage level of the circuitry, and the circuitry further comprises a POR output node for providing a POR output signal, which changes from a first state to a second state in response to the ratio of the magnitudes of the first current and the second current.
摘要翻译：一种电子设备，包括用于提供作为电路的电源电压电平的函数的上电复位（POR）信号的电路。电路包括Vbe单元或Vgs单元，其包括包括第一晶体管的第一电流路径和包括第二晶体管的第二电流路径。每个晶体管具有用于控制第一电流路径中的第一电流和第二电流路径中的第二电流的控制端子，其中通常将控制电压电平施加到第一和第二晶体管的控制端子。控制电压电平由电路的当前电源电压电平得出，并且电路还包括用于提供POR输出信号的POR输出节点，POR输出信号响应于第一状态与第二状态的比值而从第一状态改变到第二状态的第一个当前和第二个电流。

5. 发明授权

US07724093B2 Phase locked loop with two-step control 有权
标题翻译：具有两步控制的锁相环
公开(公告)号：US07724093B2
公开(公告)日：2010-05-25
申请号：US12139291
申请日：2008-06-13
申请人： Alexander Wormer , Harald Sandner
发明人： Alexander Wormer , Harald Sandner
IPC分类号： H03L7/085 , H03L7/089 , H03L7/099
CPC分类号： H03L7/113 , H03L7/087 , H03L7/089 , H03L7/093 , H03L7/0991 , H03L7/18 , H03L2207/50
摘要： A phase locked loop has a digitally controlled oscillator (DCO) for generating a DCO output signal (fOSC), a clock divider coupled to the DCO and receiving the DCO output signal and outputting a feedback clock signal (fN), and a phase frequency detector (PFD) coupled to the DCO and controlling the DCO by a DCO control signal (dCNTL). The PFD has a first input for receiving the feedback clock signal (fN), a second input for receiving a reference clock signal (fREF), and comprises a frequency detection stage (FD) adapted to calculate a frequency difference between the feedback clock signal (fN) and the reference clock signal (fREF) in a frequency detection mode and to adjust the DCO control signal based on said frequency difference, a phase detection (PD) stage for calculating a phase error between the feedback clock signal and the reference clock signal in a phase detection mode, and a switch for switching between the frequency detection mode and the phase detection mode upon the frequency of the feedback clock signal reaching a predetermined value.
摘要翻译：锁相环具有用于产生DCO输出信号（fOSC）的数字控制振荡器（DCO），耦合到DCO并接收DCO输出信号并输出反馈时钟信号（fN）的时钟分频器，以及相位频率检测器（PFD）耦合到DCO并通过DCO控制信号（dCNTL）控制DCO。 PFD具有用于接收反馈时钟信号（fN）的第一输入端，用于接收基准时钟信号（fREF）的第二输入端，并且包括频率检测级（FD），该频率检测级适于计算反馈时钟信号 fN）和参考时钟信号（fREF），并且基于所述频率差调整DCO控制信号;相位检测（PD）级，用于计算反馈时钟信号和参考时钟信号之间的相位误差在相位检测模式中，以及用于在反馈时钟信号的频率达到预定值时在频率检测模式和相位检测模式之间切换的开关。

6. 发明授权

US07944387B2 ADC with low-power sampling 有权
标题翻译： ADC采用低功耗采样
公开(公告)号：US07944387B2
公开(公告)日：2011-05-17
申请号：US12687703
申请日：2010-01-14
申请人： Frank Ohnhaeuser , Andreas Wickmann
发明人： Frank Ohnhaeuser , Andreas Wickmann
IPC分类号： H03M1/12
CPC分类号： H03M1/002 , H03M1/0682 , H03M1/468 , H03M1/804
摘要： An apparatus for analog-to-digital conversion using successive approximation is provided, which is adapted to be supplied with a single ended supply voltage. The device includes: a first analog-to-digital conversion stage including a first set of capacitors coupled with a side at a common node and adapted to sample an input voltage and to be coupled to either a first reference voltage level or a second reference voltage level, at least one capacitor of the first set of capacitors being adapted to be left floating, a control stage being adapted to connect the at least one floating capacitor to the first reference voltage level or the second reference voltage level in response to an analog-to-digital conversion decision made by a second analog-to-digital conversion stage. The first analog-to-digital conversion stage is operable to couple the common node to a supply voltage level, in particular ground, during analog-to-digital conversion.
摘要翻译：提供了使用逐次逼近的用于模数转换的装置，其适于提供单端电源电压。该器件包括：第一模数转换级，其包括与公共节点的一侧耦合的第一组电容器，并且适于对输入电压进行采样并耦合到第一参考电压电平或第二参考电压所述第一组电容器中的至少一个电容适于悬浮，控制级适于将所述至少一个浮动电容器响应于模拟量电平连接到所述第一参考电压电平或所述第二参考电压电平，通过第二模数转换级进行数模转换决定。在模数转换期间，第一模数转换级用于将公共节点耦合到电源电压电平，特别是地。

7. 发明授权

US07847637B2 High efficiency precision amplifier 有权
标题翻译：高效精密放大器
公开(公告)号：US07847637B2
公开(公告)日：2010-12-07
申请号：US12491081
申请日：2009-06-24
申请人： Juergen Metzger , Mikhail V. Ivanov , Vadim V. Ivanov , Viola Schaffer
发明人： Juergen Metzger , Mikhail V. Ivanov , Vadim V. Ivanov , Viola Schaffer
IPC分类号： H03F3/04
CPC分类号： H03F3/217
摘要： A high efficiency precision amplifier which comprises a linear amplifier stage, a class D amplifier stage and a set of switches is provided. Both amplifier stages receive the same input signal. The load is driven by the output of the linear amplifier stage. The set of switches connect the output of the class D amplifier stage to either of the positive and negative supply terminals of the linear amplifier stage and the other of the positive and negative supply terminals of the linear amplifier stage to a negative or positive supply, depending on the polarity of the signal being amplified.
摘要翻译：提供了一种高效率精密放大器，其包括线性放大器级，D类放大器级和一组开关。两个放大器级都接收相同的输入信号。负载由线性放大器级的输出驱动。该组开关将D类放大器级的输出端与线性放大器级的正极和负极电源端子以及线性放大器级的正极和负极电源端子中的任一端连接到负电源或正电源，这取决于关于被放大信号的极性。

8. 发明授权

US07843261B2 Resistor network for programmable transconductance stage 有权
标题翻译：用于可编程跨导级的电阻网络
公开(公告)号：US07843261B2
公开(公告)日：2010-11-30
申请号：US12338571
申请日：2008-12-18
申请人： Viola Schaffer
发明人： Viola Schaffer
IPC分类号： H03F1/34
CPC分类号： H03G1/0088
摘要： A voltage-to-current converter is provided. The voltage-to-current converter comprises an amplifier, a resistor network, an R-2R network, and switches. The amplifier has a first input node (which is an input signal), a second input node, and an output node. The resistor network is coupled to the output node of the amplifier, includes a plurality of resistors coupled in series with on another, and includes a plurality of first tap nodes. The R-2R network is coupled to the resistor network and includes a plurality of second tap nodes. Additionally, at least one switch is coupled between the second input node of the amplifier and each first tap node, and at least one switch is coupled between the second input node of the amplifier and each of the second tap nodes.
摘要翻译：提供一个电压 - 电流转换器。电压 - 电流转换器包括放大器，电阻网络，R-2R网络和开关。放大器具有第一输入节点（其是输入信号），第二输入节点和输出节点。电阻器网络耦合到放大器的输出节点，包括与另一个串联耦合的多个电阻器，并且包括多个第一抽头节点。 R-2R网络耦合到电阻网络并且包括多个第二抽头节点。另外，至少一个开关耦合在放大器的第二输入节点和每个第一抽头节点之间，并且至少一个开关耦合在放大器的第二输入节点和每个第二抽头节点之间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式