会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 16. 发明授权
    • Parallel operation optical processor unit
    • 并行运算光处理器单元
    • US4779235A
    • 1988-10-18
    • US814471
    • 1985-12-30
    • Keiichi Kubota
    • Keiichi Kubota
    • H03K19/14G02F3/00G11C7/00G11C8/00
    • G11C7/005
    • An optical data processing unit for parallel processing operation is based on one or more successively mutually superimposed optical memory plates and light directing members for controlling the application of input optical data to the memory plates, each memory plate being formed of a planar array of electro-optical memory elements capable of memorizing optical data incident thereon and emitting corresponding optical data thereafter. The memory elements preferably consist of bistable semiconductor laser diodes, enabling an extremely high speed of data processing and logic function switching to be achieved.
    • 用于并行处理操作的光学数据处理单元基于一个或多个相继重叠的光学存储器板和用于控制输入光学数据应用于存储器板的光导元件,每个存储器板由电 - 能够存储入射到其上的光学数据的光学存储元件,此后发射对应的光学数据。 存储器元件优选地由双稳态半导体激光二极管组成,能够实现极高的数据处理速度和逻辑功能切换。
    • 19. 发明授权
    • Solid state fail-safe logic system
    • 固态故障安全逻辑系统
    • US3995173A
    • 1976-11-30
    • US574667
    • 1975-05-05
    • Henry C. Sibley
    • Henry C. Sibley
    • H03K17/60H03K19/007H03K19/14H03K17/78
    • H03K19/14H03K17/601H03K19/007
    • A solid state fail-safe logic system is disclosed including AND and OR gates which are designed as an evolutionary replacement for signal control functions previously performed by vital front and back contacts of vital relays and power check logic. The AND gate is basic and accepts an a.c. and a d.c. input. The a.c. input circuit includes a light emitting diode optically coupled to a light receiving active circuit means. Leakage currents cannot falsely activate the gate since the light emitting diode is poled to be reverse biased by the supply voltage. The d.c. input is protected from leakage currents by proper connections so that any leakage current is of the wrong polarity to produce an output. The d.c. input provides forward bias for light responsive active circuit means. The AND gate is divided into an input module including the light emitting diode and an output module inciuding the light responsive active circuit means. An OR gate is provided by using an AND gate output module and one AND gate input module for each OR gate input.More complex logic functions can be implemented and other devices, such as relays, simulated, by combining the AND or OR gates with other circuits.
    • 公开了一种固态故障安全逻辑系统,其包括AND和OR门,其被设计为先前由重要的继电器和功率检查逻辑的重要的前后接点执行的信号控制功能的进化替代。 和门是基本的,并接受一个。 和d.c. 输入。 a.c. 输入电路包括光耦合到光接收有源电路装置的发光二极管。 泄漏电流不能错误地激活栅极,因为发光二极管被极化以被电源电压反向偏置。 直径 通过适当的连接来保护输入免受漏电流的影响,从而产生输出的任何漏电流都是错误的极性。 直径 输入为光响应有源电路装置提供正向偏置。 与门分为包括发光二极管的输入模块和包含光响应有源电路装置的输出模块。 通过使用与门输出模块和每个或门输入的一个与门输入模块来提供或门。