会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Electronic component
    • 电子元器件
    • US5654579A
    • 1997-08-05
    • US424451
    • 1995-06-16
    • Norbert BauerFriedrich BobelHermann Haken
    • Norbert BauerFriedrich BobelHermann Haken
    • H01L27/14G01J1/44G01R19/165G06F15/18G06G7/12G06N3/063H01L27/15H01L29/36H01L29/66H01L33/00H01L35/00H01L41/08H01S5/00H01S5/026H01L45/00G06G7/00H03K19/14H03K19/23
    • H01L29/66992H01L27/15H01L29/36
    • Described is an electronic component with N input terminals, which admit N input signals, M output terminals, each of which is assigned to one or more input terminals, a component body in which, depending on the input signals, current paths or filaments are created which connect the N input terminals with the M output terminals, wherein, to establish a decision or displacement dynamics, an external quantity applied to the component switches the current flow through the component body between an initial distribution, in which the current densities (j.sub.i) between each input terminal and its assigned output terminal correspond to the input signal admitted at the respective input terminal, and a self-organizing distribution, in which the current flows only between the input terminal admitting the input signal with the highest value and its assigned output terminal.
    • PCT No.PCT / DE93 / 01039 Sec。 371日期:1995年6月16日 102(e)日期1995年6月16日PCT提交1993年10月29日PCT公布。 公开号WO94 / 10755 日期1994年5月11日描述的是具有N个输入端子的电子部件,其允许N个输入信号,M个输出端子,每个输入端子被分配给一个或多个输入端子,其中根据输入信号,电流路径 或者产生将N个输入端子与M个输出端子连接的灯丝,其中,为了建立决定或位移动力学,施加到部件的外部数量在初始分布之间切换通过部件主体的电流,其中电流 每个输入端与其分配的输出端之间的密度(ji)对应于在相应输入端允许的输入信号,以及自组织分布,其中电流仅在允许具有最高值的输入信号的输入端之间流动 及其分配的输出端子。
    • 10. 发明授权
    • Optoelectronic memory and logic device
    • 光电存储器和逻辑器件
    • US5233556A
    • 1993-08-03
    • US826727
    • 1992-01-28
    • Kenichi MatsudaJun Shibata
    • Kenichi MatsudaJun Shibata
    • G11C11/42H03K3/42H03K19/14
    • G11C11/42H03K19/14H03K3/42
    • An optoelectronic memory and logic device has a function of a reset-set flip-flop (RS-FF) or an exclusive-OR (EOR) gate. The RS-FF includes a first and a second optical inverter circuits. The optical inverter circuit includes a parallel connection of a light emitting device and a phototransistor, and a load resistor connected in series. The phototransistor in the first (second) optical inverter circuit receives the light from the lihgt emitting device in the second (first) optical inverter circuit. The RS-FF has high contrast ratio in case of emitting high output power, and operates stably when the load resistance and the bias voltage are fluctuated. The EOR gate comprises a parallel connection of an adder circuit and a multiplier circuit, and a load resistor connected in series. The adder circuit is a series connection of a light emitting device and a first phototransistor. The multiplier circuit is a series connection of a second phototransistor and a third phototransistor. The first and the second phototransistors receive a first input light, and the first and the third phototransistors receive a second input light. The EOR gate is constituted with five devices, and emits a single output light corresponding to the EOR of two input lights.
    • 光电存储器和逻辑器件具有复位触发器(RS-FF)或异或(EOR)门的功能。 RS-FF包括第一和第二光反向器电路。 光学逆变器电路包括发光器件和光电晶体管的并联连接,以及串联连接的负载电阻器。 第一(第二)光逆变器电路中的光电晶体管在第二(第一)光逆变器电路中接收来自发光器件的光。 在发射高输出功率的情况下,RS-FF具有高对比度,并且当负载电阻和偏置电压波动时,RS-FF稳定地工作。 EOR门包括加法器电路和乘法器电路的并联连接,以及串联连接的负载电阻器。 加法器电路是发光器件和第一光电晶体管的串联连接。 乘法器电路是第二光电晶体管和第三光电晶体管的串联连接。 第一和第二光电晶体管接收第一输入光,并且第一和第三光电晶体管接收第二输入光。 EOR门由五个装置构成,并且发射对应于两个输入光的EOR的单个输出光。