专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140108600A1 APPLICATION DISTRIBUTION SUPPLYING A DEDICATED APPLICATION TO A TERMINAL FROM AN APPLICATION DEPOSITED BY THE DEVELOPER 有权
标题翻译：应用程序分配从开发商存放的应用程序中提供给终端的专用应用程序
公开(公告)号：US20140108600A1
公开(公告)日：2014-04-17
申请号：US13992120
申请日：2011-12-06
申请人： Gilbert Cabillic , Jean-Philippe Lesot
发明人： Gilbert Cabillic , Jean-Philippe Lesot
IPC分类号： H04L29/08
CPC分类号： H04L67/10 , G06F8/64 , G06F8/71 , G06F9/44536 , G06F9/44542 , Y02D10/42
摘要： A method for providing an online distribution service with an application dedicated to a terminal type. The method includes: identifying a terminal type associated with a terminal connected to the online distribution service, supplying a terminal type identifier; obtaining at least one characteristic of the terminal according to the terminal type; compiling the dedicated application from a generic application according to the at least one terminal type characteristic; and transmitting the dedicated application to the connected terminal.
摘要翻译：一种用于向在线分发服务提供专用于终端类型的应用的方法。该方法包括：识别与连接到在线分发服务的终端相关联的终端类型，提供终端类型标识符; 根据终端类型获得终端的至少一个特征; 根据所述至少一个终端类型特征从通用应用编译专用应用; 并将专用应用发送到所连接的终端。

2. 发明授权

US07930689B2 Method and system for accessing indirect memories 有权
标题翻译：访问间接存储器的方法和系统
公开(公告)号：US07930689B2
公开(公告)日：2011-04-19
申请号：US11186271
申请日：2005-07-21
申请人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel
发明人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel
IPC分类号： G06F9/44 , G06F12/06 , G06F9/26
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： Systems, methods, and storage media for accessing indirect memory in Java applications are provided. In some embodiments, a storage medium is provided that comprises Java application software that performs one or more operations on an indirect memory of a device. The software comprises instructions that create an instance of a Java class representing the indirect memory, and instructions that access a memory element of the indirect memory using an element unique identifier (“euid”) of the memory element. Other embodiments provide a method for accessing memory elements of a device that comprises creating an instance of a Java class representing the memory elements, and accessing a memory element of the memory elements using an element unique identifier (“euid”) of the memory element, wherein the memory elements are not mapped into the data memory space of the processor.
摘要翻译：提供了用于在Java应用程序中访问间接内存的系统，方法和存储介质。在一些实施例中，提供存储介质，其包括在设备的间接存储器上执行一个或多个操作的Java应用软件。软件包括创建表示间接存储器的Java类的实例的指令以及使用存储器元件的元素唯一标识符（“euid”）访问间接存储器的存储器元件的指令。其他实施例提供了一种用于访问设备的存储器元件的方法，包括创建表示存储器元件的Java类的实例，以及使用存储元件的元素唯一标识符（“euid”）访问存储器元件的存储器元件，其中所述存储器元件未映射到所述处理器的数据存储器空间。

3. 发明授权

US07533250B2 Automatic operand load, modify and store 有权
标题翻译：自动操作数加载，修改和存储
公开(公告)号：US07533250B2
公开(公告)日：2009-05-12
申请号：US11188311
申请日：2005-07-25
申请人： Gerard Chauvel , Jean-Philippe Lesot , Gilbert Cabillic
发明人： Gerard Chauvel , Jean-Philippe Lesot , Gilbert Cabillic
IPC分类号： G06F9/30 , G06F9/40 , G06F15/00 , G06F7/38 , G06F9/00 , G06F9/44
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： A processor comprising a decode logic coupled to a first storage unit and comprising a data structure. The processor also comprises a second storage unit coupled to the decode logic. The decode logic obtains a single instruction from the first storage unit and, if indicated by a first bit in the data structure, processes a group of instructions in lieu of the single instruction, where the single instruction requires an operand. If indicated by a second bit in the data structure, the decode logic obtains the operand from the first storage unit, modifies the operand, and stores the operand to the second storage unit for use by the group of instructions.
摘要翻译：一种处理器，包括耦合到第一存储单元并包括数据结构的解码逻辑。处理器还包括耦合到解码逻辑的第二存储单元。解码逻辑从第一存储单元获得单个指令，并且如果由数据结构中的第一位指示，则处理一组指令来代替单个指令，其中单个指令需要操作数。如果由数据结构中的第二位指示，则解码逻辑从第一存储单元获得操作数，修改操作数，并将操作数存储到第二存储单元以供指令组使用。

4. 发明申请

US20060026574A1 Method and apparatus for code optimization 有权
标题翻译：用于代码优化的方法和装置
公开(公告)号：US20060026574A1
公开(公告)日：2006-02-02
申请号：US11189211
申请日：2005-07-26
申请人： Jean-Philippe Lesot , Mikael Peltier , Gilbert Cabillic
发明人： Jean-Philippe Lesot , Mikael Peltier , Gilbert Cabillic
IPC分类号： G06F9/45
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： A system comprising a compiler that compiles source-level code to generate an intermediate-level instruction comprising a predetermined component. The intermediate-level instruction is an at least partially optimized version of the source-level code. Execution of the predetermined component triggers the execution of a series of instructions that, when executed, generates previously-unavailable data that is used to re-generate the intermediate-level instruction. The re-generated intermediate-level instruction has a length less than or equal to that of the intermediate-level instruction.
摘要翻译：一种包括编译器的系统，其编译源级代码以生成包括预定组件的中间级指令。中间级指令是源级代码的至少部分优化版本。预定组件的执行触发一系列指令的执行，该指令在执行时产生用于重新生成中间级指令的先前不可用的数据。重新生成的中间级指令的长度小于或等于中间级指令的长度。

5. 发明申请

US20060026412A1 Removing local RAM size limitations when executing software code 有权
标题翻译：执行软件代码时，删除本地RAM大小限制
公开(公告)号：US20060026412A1
公开(公告)日：2006-02-02
申请号：US11186036
申请日：2005-07-21
申请人： Gilbert Cabillic , Gerard Chauvel , Jean-Philippe Lesot
发明人： Gilbert Cabillic , Gerard Chauvel , Jean-Philippe Lesot
IPC分类号： G06F9/44
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： An electronic device that comprises a processor including an individual instruction and a first group of instructions. The device further comprises a memory externally coupled to the processor, as well as a second group of instructions. When executed, the first group of instructions causes the processor to execute the second group of instructions in lieu of the individual instruction.
摘要翻译：一种电子设备，包括包括单独指令和第一组指令的处理器。该设备还包括外部耦合到处理器的存储器以及第二组指令。当执行时，第一组指令使得处理器执行第二组指令来代替单独的指令。

6. 发明申请

US20060026398A1 Unpack instruction 审中-公开
标题翻译：解开包装说明
公开(公告)号：US20060026398A1
公开(公告)日：2006-02-02
申请号：US11116918
申请日：2005-04-28
申请人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel , Dominique D'Inverno , Jaques Mequin
发明人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel , Dominique D'Inverno , Jaques Mequin
IPC分类号： G06F9/00
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012 , Y02D10/13
摘要： A processor executes an instruction that causes a source data field from a programmable position within a first source register to be copied to a destination register. The instruction is particularly useful for generating media-based bitstreams (e.g., audio, video). In some embodiments, a system (e.g., a communication device such as cellular telephone) includes a processor capable of executing the instruction as described above.
摘要翻译：处理器执行使来自第一源寄存器中的可编程位置的源数据字段被复制到目的地寄存器的指令。该指令对于生成基于媒体的比特流（例如，音频，视频）特别有用。在一些实施例中，系统（例如，诸如蜂窝电话的通信设备）包括能够执行如上所述的指令的处理器。

7. 发明申请

US20060026396A1 Memory access instruction with optional error check 审中-公开
标题翻译：内存访问指令，可选错误检查
公开(公告)号：US20060026396A1
公开(公告)日：2006-02-02
申请号：US11116893
申请日：2005-04-28
申请人： Jean-Philippe Lesot , Gerard Chauvel
发明人： Jean-Philippe Lesot , Gerard Chauvel
IPC分类号： G06F9/00
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012 , Y02D10/13
摘要： A processor executes a load (or store) instruction that permits optional error checking to be performed. Based on a control bit in the load instruction, the processor executes the load instruction by causing contents of a source register to be compared to a predetermined value. If the contents of the source register equals the predetermined value, the processor executes an exception handler. However, if the source register contents differs from the predetermined value, the load instruction causes the processor to cause a data value from memory to be loaded into a destination register
摘要翻译：处理器执行允许执行可选错误检查的加载（或存储）指令。基于加载指令中的控制位，处理器通过使源寄存器的内容与预定值进行比较来执行加载指令。如果源寄存器的内容等于预定值，则处理器执行异常处理程序。然而，如果源寄存器内容与预定值不同，则加载指令使处理器将来自存储器的数据值加载到目的寄存器

8. 发明申请

US20060026391A1 Automatic operand load and store 有权
标题翻译：自动操作数加载和存储
公开(公告)号：US20060026391A1
公开(公告)日：2006-02-02
申请号：US11188827
申请日：2005-07-25
申请人： Gerard Chauvel , Jean-Philippe Lesot , Gilbert Cabillic
发明人： Gerard Chauvel , Jean-Philippe Lesot , Gilbert Cabillic
IPC分类号： G06F9/30
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： A processor that comprises decode logic coupled to a first storage unit and comprising a data structure. The processor also comprises a second storage unit coupled to the decode logic. The decode logic obtains a single instruction from the first storage unit and, if indicated by a first bit in the data structure, processes a group of instructions in lieu of the single instruction, the single instruction requiring an operand. If indicated by a second bit in the data structure, the decode logic obtains the operand from the first storage unit and stores the operand to the second storage unit for use by the group of instructions.
摘要翻译：一种处理器，包括耦合到第一存储单元并包括数据结构的解码逻辑。处理器还包括耦合到解码逻辑的第二存储单元。解码逻辑从第一存储单元获得单个指令，并且如果由数据结构中的第一位指示，则代替单个指令处理一组指令，需要操作数的单个指令。如果由数据结构中的第二位指示，则解码逻辑从第一存储单元获得操作数，并将操作数存储到第二存储单元以供指令组使用。

9. 发明申请

US20060026370A1 Method and system for accessing indirect memories 有权
标题翻译：访问间接存储器的方法和系统
公开(公告)号：US20060026370A1
公开(公告)日：2006-02-02
申请号：US11186271
申请日：2005-07-21
申请人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel
发明人： Gilbert Cabillic , Jean-Philippe Lesot , Gerard Chauvel
IPC分类号： G06F12/00
CPC分类号： G06F12/1081 , G06F9/30174 , G06F9/45504 , G06F12/0802 , G06F2212/6012
摘要： Systems, methods, and storage media for accessing indirect memory in Java applications are provided. In some embodiments, a storage medium is provided that comprises Java application software that performs one or more operations on an indirect memory of a device. The software comprises instructions that create an instance of a Java class representing the indirect memory, and instructions that access a memory element of the indirect memory using an element unique identifier (“euid”) of the memory element. Other embodiments provide a method for accessing memory elements of a device that comprises creating an instance of a Java class representing the memory elements, and accessing a memory element of the memory elements using an element unique identifier (“euid”) of the memory element, wherein the memory elements are not mapped into the data memory space of the processor.
摘要翻译：提供了用于在Java应用程序中访问间接内存的系统，方法和存储介质。在一些实施例中，提供存储介质，其包括在设备的间接存储器上执行一个或多个操作的Java应用软件。软件包括创建表示间接存储器的Java类的实例的指令以及使用存储器元件的元素唯一标识符（“euid”）访问间接存储器的存储器元件的指令。其他实施例提供了一种用于访问设备的存储器元件的方法，包括创建表示存储器元件的Java类的实例，以及使用存储元件的元素唯一标识符（“euid”）访问存储器元件的存储器元件，其中所述存储器元件未映射到所述处理器的数据存储器空间。

10. 发明授权

US08776024B2 Software application fine-tuning method, system, and corresponding computer program product 有权
标题翻译：软件应用微调方法，系统和相应的计算机程序产品
公开(公告)号：US08776024B2
公开(公告)日：2014-07-08
申请号：US13513452
申请日：2010-12-03
申请人： Gilbert Cabillic , Jean-Philippe Lesot
发明人： Gilbert Cabillic , Jean-Philippe Lesot
IPC分类号： G06F9/44 , G06F9/45
CPC分类号： G06F8/41 , G06F8/20 , G06F11/3624 , G06F11/3636
摘要： The invention relates to a method for fine-tuning a software application that is written in a source programming language and is executable on a target platform. According to the invention, such a method includes: a stage of compiling said software application that is written in said source language and supplies the code of an intermediate software application that is written in an intermediate language, said stage comprising a step of inserting, into the code of said intermediate software application, a specific construction for intercepting events by means of complementary instructions, and a step of formatting the intermediate code of said software application such that the matching of a line of source code with a line of intermediate code is the most frequent possible matching; a stage of compiling the code from said intermediate software application into an executable software application; and a stage for fine-tuning said software application, said stage including at least one step of converting at least one piece of fine-tuning information between a program for fine-tuning said intermediate language and a program for fine-tuning said source language.
摘要翻译：本发明涉及一种用于微调以源编程语言编写并可在目标平台上执行的软件应用程序的方法。根据本发明，这种方法包括：编译所述软件应用程序的阶段，其以所述源语言编写并提供以中间语言编写的中间软件应用程序的代码，所述阶段包括将步骤所述中间软件应用程序的代码，用于通过补充指令拦截事件的具体结构，以及格式化所述软件应用程序的中间代码的步骤，使得源代码行与中间代码行的匹配是最频繁的匹配; 将代码从所述中间软件应用程序编译成可执行软件应用程序的阶段; 以及用于微调所述软件应用的阶段，所述阶段包括至少一个步骤，用于在用于微调所述中间语言的程序和用于微调所述源语言的程序之间转换至少一条微调信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式