会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Sampled amplitude read channel employing interpolated timing recovery
and a remod/demod sequence detector
    • 采用内插定时恢复的采样幅度读取通道和重构/解调序列检测器
    • US5771127A
    • 1998-06-23
    • US681678
    • 1996-07-29
    • David E. ReedWilliam R. Foland, Jr.William G. BlissRichard T. BehrensLisa C. Sundell
    • David E. ReedWilliam R. Foland, Jr.William G. BlissRichard T. BehrensLisa C. Sundell
    • G11B20/10G11B20/14G11B5/09
    • G11B20/10055G11B20/10009G11B20/10037G11B20/1426
    • In a computer disk storage system for recording binary data, a sampled amplitude read channel comprises a sampling device for asynchronously sampling pulses in an analog read signal from a read head positioned over a disk storage medium, interpolated timing recovery for generating synchronous sample values, and a sequence detector for detecting the binary data from the synchronous sample values. The sequence detector comprises a demodulator for detecting a preliminary binary sequence which may contain bit errors, a remodulator for remodulating to estimated sample values, a means for generating sample error values, an error pattern detector for detecting the bit errors, an error detection validator, and an error corrector for correcting the bit errors. The remodulator comprises a partial erasure circuit which compensates for the non-linear reduction in amplitude of a primary pulse caused by secondary pulses located near the primary pulse. The error pattern detector comprises a peak error pattern detector and, if an error pattern is detected, a means for disabling the error pattern detector until the detected error pattern has been fully processed. The error detection validator checks the validity of a detected error event and, if valid, enables operation of the error corrector.
    • 在用于记录二进制数据的计算机磁盘存储系统中,采样幅度读取通道包括用于从位于盘存储介质上的读取头的模拟读取信号中异步采样脉冲的采样装置,用于产生同步采样值的内插定时恢复,以及 序列检测器,用于从同步样本值检测二进制数据。 序列检测器包括用于检测可能包含位错误的初步二进制序列的解调器,用于重新调制到估计样本值的再调制器,用于产生采样误差值的装置,用于检测位错误的误差模式检测器,错误检测验证器, 以及用于校正位错误的纠错器。 再调制器包括部分擦除电路,其补偿由位于主脉冲附近的次级脉冲引起的初级脉冲的幅度的非线性减小。 误差模式检测器包括峰值误差模式检测器,并且如果检测到错误模式,则用于禁止错误模式检测器的装置,直到检测到的错误模式被完全处理为止。 错误检测验证器检查检测到的错误事件的有效性,如果有效,则允许错误校正器的操作。
    • 2. 发明授权
    • Channel quality circuit in a sampled amplitude read channel
    • 通道质量电路采样振幅读通道
    • US5987634A
    • 1999-11-16
    • US897339
    • 1997-07-21
    • Richard T. BehrensWilliam G. BlissWilliam R. Foland, Jr.
    • Richard T. BehrensWilliam G. BlissWilliam R. Foland, Jr.
    • G11B20/10G11C29/00
    • G11B20/10055G11B20/10009G11B20/10037
    • A channel quality circuit, incorporated within a sampled amplitude read channel utilized in a magnetic storage system, for processing and accumulating performance data from the individual read channel components, wherein the performance data is used to calibrate the read channel to operate in a particular environment, to estimate the bit error rate of the storage system, and to detect defects in the magnetic medium. The channel quality circuit generates a test pattern of digital data which is written to the storage system. Then, as the test pattern is read from the storage system, the channel quality circuit accumulates performance data from the read channel components. The test pattern is used to generate expected samples and expected sample errors relative to the samples read by the read channel. Gating logic is programmed to accumulate only the particular performance data of interest. The channel quality circuit computes auto and cross-correlations, squared errors, and threshold comparisons. A defect detection filter detects particular defects in the media. In order to predict the bit error rate of the storage system, the channel quality circuit accumulates noise auto-correlation data, confidence metrics from a sequence detector, and cross-correlation of expected sample errors with actual sample errors.
    • 一种信道质量电路,其被并入在磁存储系统中使用的采样幅度读取信道中,用于处理和累积来自各个读取信道分量的性能数据,其中,所述性能数据用于校准所述读取信道以在特定环境中操作, 估计存储系统的误码率,并检测磁介质中的缺陷。 信道质量电路产生写入存储系统的数字数据的测试模式。 然后,当从存储系统读取测试图案时,信道质量电路从读取的信道分量累积性能数据。 测试模式用于产生相对于读通道读取的样本的预期样本和预期样本误差。 门控逻辑被编程为仅累积感兴趣的特定性能数据。 信道质量电路计算自动和互相关,平方误差和阈值比较。 缺陷检测滤波器检测介质中的特定缺陷。 为了预测存储系统的误码率,信道质量电路将噪声自相关数据,序列检测器的置信度量度以及预期样本误差与实际样本误差的互相关累积。
    • 6. 发明授权
    • Filtering a read signal to attenuate secondary pulses caused by pole
tips of a thin film magnetic read head
    • 滤除读取信号以衰减由薄膜磁头读取头的极尖引起的次脉冲
    • US5623377A
    • 1997-04-22
    • US222666
    • 1994-04-04
    • Richard T. BehrensNeal GloverTrent O. DudleyAlan J. ArmstrongChristopher P. ZookWilliam G. Bliss
    • Richard T. BehrensNeal GloverTrent O. DudleyAlan J. ArmstrongChristopher P. ZookWilliam G. Bliss
    • G11B5/09G11B20/10H03H17/02H03H17/06H04B3/06G11B5/035
    • H03H17/06G11B20/10009G11B5/09H03H17/02
    • A filter for compensating discrete secondary pulse formations associated with a data stream of discrete main pulses produced from data read from magnetic media. The filter's impulse response comprises a center coefficient with side compensating coefficients for attenuating the secondary pulses when the input signal is convolved with the impulse response. The magnitude and delay of the compensation coefficients are programmable and are adaptively adjusted to optimize the impulse response for a given environment. In a traditional FIR embodiment, two delay lines are used to generate the two programmable delays between the center coefficient and side compensation coefficients. In the preferred embodiment, an IIR filter provides the two programmable delays using only one delay line thereby reducing the size and cost of the circuit. Also in the preferred embodiment, the data stream is interleaved into an even and odd data stream and processed in parallel by two filters in order to double the throughput. Further, the pre-cursor correcting portion of the filter can be disabled in order to avoid delaying the data stream while still canceling the post-cursor secondary pulses. The filter also comprises attenuation and adder means to match the coincident sample values in amplitude and add them to substantially eliminate the effect of the secondary pulses in the discrete data stream.
    • 用于补偿与从磁介质读取的数据产生的离散主脉冲的数据流相关联的离散次级脉冲形成的滤波器。 滤波器的脉冲响应包括具有侧补偿系数的中心系数,用于当输入信号与脉冲响应卷积时衰减次级脉冲。 补偿系数的幅度和延迟可编程,并进行自适应调整,以优化给定环境的脉冲响应。 在传统的FIR实施例中,使用两条延迟线来产生中心系数和侧面补偿系数之间的两个可编程延迟。 在优选实施例中,IIR滤波器仅使用一个延迟线提供两个可编程延迟,从而减小电路的尺寸和成本。 同样在优选实施例中,数据流被交织成偶数和奇数数据流,并且由两个滤波器并行处理,以使吞吐量翻倍。 此外,可以禁用滤波器的前光标校正部分,以避免在仍然取消后光标次级脉冲的同时延迟数据流。 滤波器还包括衰减和加法器装置,以使幅度上重合的采样值相匹配,并将它们相加,以基本上消除离散数据流中次级脉冲的影响。